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Naval power distribution has principally used an AC network to supply loads.
With the advent ofnew power electronic devices, the focus has shifted to employing a
DC distribution system that eliminates large transformers and mechanical switching
devices and enhances the survivability of the platform. The Power Electronic Building
Block (PEBB) Network Simulation Testbed currently under construction at the Naval
Postgraduate School is a study into the feasibility of such DC systems.
The objective of this thesis was to perform theoretical and simulation-based
analysis to establish quantitative criteria for PEBB Testbed stability. These criteria were
then used to develop a set of hardware studies to investigate the interaction of
components within the PEBB Testbed. Finally, the hardware studies were utilized to
verify PEBB Testbed performance.
Principal conclusions of this research included that the PEBB Testbed
demonstrated stability under all simulated loading conditions. Follow-on testing of the
PEBB Testbed confirmed thatthe simulations correlated well with hardware
implementation. In addition, the hardware validation studies revealed that switching
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Naval power distribution has principally used AC networks to supply loads. With
the advent of new power electronic devices, the focus has shifted to employing a DC
distribution system that eliminates large transformers and mechanical switching devices
and enhances the survivability of the platform. The Power Electronic Building Block
(PEBB) Network Simulation Testbed currently under construction at the Naval
Postgraduate School will be used to study the feasibility of such DC systems.
The proposed architecture for this shipboard power distribution scheme is shown

































Figure 1-1, Integrated Power System (from [Ref. 1])
divided into zones with each zone containing common energy conversion devices fed
from the DC busses. The DC power is distributed via port and starboard busses from the
source(s) into the separate zones. Each zone contains a number of Ship Service
Converter (SSCM) and Inverter Modules (SSIM). The SSCM is used in each zone to
step-down the distribution bus voltage to a regulated level for use in the zone. In this
way the SSCM inserts intelligence into the system by acting to buffer, preregulate and
fault protect each zone. Electric loads within the zone are fed by either SSCMs or SSIMs
depending on the load's requirement for DC or AC power.
The focus of this thesis is on the design of SSCMs and their subsequent
integration with SSIMs in a DC distribution network. Coincident to this research is the
development of system stability criteria. As a result, theoretical and simulation-based
analysis will be performed to establish quantitative criteria for system stability. These
criteria will then be used to develop a set of hardware studies to investigate the
interaction of components within the PEBB Network Simulation Testbed. Finally, the
hardware studies will be conducted to verify system performance.
The documentation detailing this research is organized into six chapters. In
Chapter II, the basic design of the SSCM power section is presented. Chapter III deals
with the development of SSCM analog and digital closed-loop state-difference control
algorithms. Pole placement and gain selection for these controllers are investigated in
Chapter IV. With the SSCM gains determined, detailed simulations of integrated
SSCM/SSIM operations are documented in Chapter V. This chapter also includes
hardware study results for some of the simulation configurations studied.
Circuit operations and schematics for the SSCM power section and controller are covered
in Chapter VI. The final chapter contains a summary of the research work, notable
conclusions and recommendations for future work.

II. POWER SECTION DESIGN
A. TOPOLOGY
This project focused on the design, implementation and testing of high-bandwidth
DC-to-DC buck converters. Figure (2-1) illustrates the basic circuit topology.
Figure 2-1, DC-To-DC Buck Converter Topology
Following a full development in reference [2], it can be shown that the buck converter
acts as a DC step-down transformer. The reduction in voltage is governed by the duty
cycle of the switch according to
VC =DE (2-1)
where D is the duty cycle. From Equation (2-1), it is evident that any desired output
voltage can be attained by controlling the duty cycle.
System design called for the application of this topology as part of the DC Zonal
Electrical Distribution (DC ZED) Network envisioned for the Surface Combatant for the
twenty-first century. As part of the basic research into DC ZED, a Power Electronic
Building Block (PEBB) Network Simulation Testbed is being assembled at the Naval
Postgraduate School. A general topology of this network is pictured in Figure (2-2).
From the diagram, it can be seen that two Source Buck Converters condition rectified
three-phase power and provide the network with regulated DC power. This power is
directed to loads supplied by two Load Buck Converters and four Auxiliary Resonant
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Figure 2-2, DC Distribution System
Specifications for the Source and Load Buck Converters are given below. Detailed
design descriptions of the ARCP units are given in reference [3].
B. SPECIFICATIONS AND COMPONENT SELECTION
Minimum design specifications for the Source and Load Buck Converters were
provided by the Naval Surface Warfare Center, Carderock Division/Annapolis
Detachment. Table (2-1) summarizes the requirements. Using this information,
component sizing and selection was performed. The final results of this analysis are
documented in Table (2-2). Analysis of each component selection is given below.
Parameter Source Buck Load Buck
Maximum Output Power 9kW 3kW
Switching Frequency 5-25 kHz Hard Switched 5-25 kHz Hard Switched
Input (nominal) 400 VDC / 22.5 A 300VDC /10A
Output (nominal) 300 VDC / 30 A 208VDC /14.5A
Continuous Operations 10% to 100% Loading 10%> to 100% Loading
Table 2-1, Buck Converter Specifications
Component/Parameter Source Buck Load Buck






Input Filter Capacitor Sprague Powerlytic
2000 uF, 450 VDC
Two Sprague Powerlytic
230 uF, 450 VDC, Paralleled
Input Filter Inductor 0.425 mH, hand wound 0.425 mH, hand wound
Output Capacitor Sprague Powerlytic
400 uF, 450 VDC
Sprague Powerlytic
400 uF, 450 VDC
Output Inductor 0.760 mH, hand wound
0.875 mH, hand wound
1 .3 mH, hand wound
Switching Frequency 20 kHz 20 kHz
Output Voltage Ripple <1% <1%
Table 2-2, Component Selection Results
1. Switch and Diode Selection
For both the Source and Load Buck Converters, International Rectifier 600V/90A
IGBT Power Modules were chosen based on their high current density, rugged design,
and simple gate drive. In addition, the INT-A-pak "half-bridge" packaging lends itself to
the buck converter topology. One power module contains two IGBT / diode pairs
allowing co-location of the switch and diode components. Appendix (A) contains the
data sheet for this component.
2. Output Inductor Sizing and Switching Frequency
a. Source Buck Converter
Inductor sizing was done to maintain continuous inductor current over a
load range of 10% -» 100%. Based on this range, the most limiting condition for
continuous inductor current occurs at minimum load. To maintain continuous operations
at this point, the inductor must be wound to meet or exceed the critical inductance for the
circuit. This value is given in reference [2] by
Lcri« = ™-(1-D) (2-2)
where T is the switching period and R is the resistance at minimum loading.
Analysis of Equation (2-2) shows that two of the input parameters are set.
From Equation (2-1), the duty cycle is 75%. In addition, load resistance is 100 Q based
on a nominal output voltage of 300 V. As a result, only the switching period, or
conversely the switching frequency, must be set. Utilizing Table (2-1), the switching
frequency was chosen to be 20 kHz. This selection corresponds to a switching period of
50 usee and provides the following advantages:
• minimization of required inductor size
E-V
• minimization of the inductor ripple current given by A / = — • DT
Is
• elimination of audible switching noise of the buck converter
• maintains a 5 kHz margin to the maximum hard-switched limit of the IGBTs.
Substituting into Equation (2-2), critical inductance was found to be 625 uH. The actual
inductances achieved for the two Source Buck Converters were 760 uH and 875 uH
respectively.
This sizing was not made any larger than necessary because of the tradeoff
between desired inductance and the size required to achieve that inductance. At full load,
inductor current has a 30 A dc offset. This dc component drives a single, wound inductor
core sized to L
crit
into saturation. As a result, each inductor was made from several cores
wound in series. Cores were wound to minimize saturation effects while maximizing
inductance per core. The overall inductance is then given by summing each of the series
core inductances. Reference [4] contains core sizing information.
b. Load Buck Converter
Inductor sizing was done to maintain continuous inductor current over a
load range of 10% -> 100%. A 20 kHz switching frequency was chosen for the reasons
mentioned above. Substituting appropriate values into Equation (2-2) yielded a critical
inductance of 1 . 1 mH. In actuality, a 1 .3 mH inductance value was achieved for each
Load Buck Converter. Contrary to the Source Buck Converters, core saturation due to dc
offset was not a concern since the maximum load current is well below saturation levels.
As a result each inductor was wound using one core thus saving space in the Load Buck
Converter topology.
3. Output Capacitor Sizing
a. Source Buck Converter
Capacitor selection was based on maintaining less than 1% voltage ripple





Substituting the appropriate values, the minimum output capacitance is found to be
10 uF. Based on this small size, rapid transient response can be expected. Computer
simulation and gain selection detailed in Chapter IV, however, shows that the transient
voltage response is unacceptably soft at such low output capacitance values. Utilizing
these results, 400 uF Sprague electrolytic capacitors were selected. This choice provided
the required transient response and built in a design margin for testing above the 10% ->
100% —> 10%) load transient used for analysis in Chapter IV.
b. Load Buck Converter
Capacitor selection was based on maintaining less than 1% voltage ripple
on the Load Buck Converter output. Utilizing Equation (2-3), minimum output
capacitance was determined to be 7.5 uF. Using computer simulation and gain selection
results detailed in Chapter IV, 400 uF Sprague electrolytic capacitors were selected to
provide the required voltage transient response.
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4. Input Filter Sizing
a. Source Buck Converter
One circuit element not shown in the basic buck converter topology of
Figure (2-1) is the input LC lowpass filter. The input filter is documented in Figure (6-1)
of Chapter VI. Initial filter design focused on component selection to provide 10 dB of
attenuation at 60 Hz. Component sizing and dc attenuation concerns, however, make this
design impractical. As a result, ac ripple rejection analysis shifted to a combined
filter/controller loop speed method. In this arrangement, the input LC filter decouples the
rectifier source from the Source Buck Converter input by at least 10 dB of attenuation for
frequencies 360 Hz and above. The controller loop speed of the Source Buck Converter
is then tasked with providing ac ripple rejection below 360 Hz. Chapter IV contains a
discussion on controller loop speed.
Central to the selection of capacitor and inductor values was the placement
of the resonant peak of the input LC filter. The resonance acts to amplify low frequency
components in the supply voltage. As a result, peak placement must minimize this
amplification for the frequencies of concern. Since the supply voltage is rectified 3-phase
power, these frequencies are 60 Hz, 120 Hz, and 360 Hz. Matlab analysis revealed that a
resonant peak placed at 1 80 Hz provides the desired response. This value was obtained
using a capacitance of 2000 uF and an inductance of 391 uH. In actuality, a 173 Hz
resonant peak was achieved using a 2000 uF capacitor and 425 uH inductor.
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b. Load Buck Converter
The input filter to the Load Buck Converters was designed to provide
decoupling from the output of the Source Buck Converters. As a result, the LC
combination had to be chosen to place the resonant peak of the Load Buck Converter
input filter below the slowest controller poles of the Source Buck Converters. Based on
the pole placement/gain selections detailed in Chapter IV, the resonant peak of the input
LC filter was set at 360 Hz using a capacitance of460 uF and an inductance of 425 fiH.
C. SUMMARY
With the basic power sections of the Source and Load Buck Converters
established, the design effort focused on the development and implementation of an
appropriate control scheme. As will be shown in Chapter III, open-loop operations of a
buck converter are extremely underdamped under transient conditions. Therefore,
satisfactory system transient response must be obtained by "closing the loop". Once the
required control algorithm has been established, gain selections and simulations can be
performed to produce stability criteria for hardware testing.
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III. CONTROL ALGORITHM DEVELOPMENT
A. OPEN-LOOP ABCD STATE SPACE MODEL
The first step in controller development required the determination of the open-
loop state space equations. In state space analysis, energy storage devices dictate the
state variables. Referring to Figure (2-1) in Chapter II, the obvious state variable choices
are capacitor voltage and inductor current. With the switch shut, the state equations are:
dvc





dt L V CJ
(3-2)













c ]dt L [ CJ
(3-6)
where the duty cycle, d, is given by:
d = switch on
+ t T






















When operated in the open-loop configuration, the buck converter output voltage and
inductor current responses are highly underdamped in the presence of load transients.
Figure (3-1) illustrates the system response for a buck converter operating at a 75% duty
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Figure 3-1, Open-Loop Buck Converter 10% —> 100% —> 10% Transient Response
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B. KASSAKIAN ALGORITHM
The large overshoots, long settling times and high-frequency oscillations shown in
Figure (3-1) are not acceptable in an interconnected power system. Clearly, a need has
been established to "close the loop". The foundation for the final control algorithm








This multiloop control law states that duty cycle perturbations are a function of
perturbations in the average output voltage and average inductor current. By judicious
selection of the constant feedback gains hf, hv, and hn , the desired closed-loop response
can be obtained.
The last term in Equation (3-10) represents integral control action. Assuming that
the buck converter closed-loop system is stable and driven only by constant signals, all
variables must settle to constant values in the steady state. As a result, the integrand in
Equation (3-10) must settle to zero to prevent the integral from contributing a time-
varying term to the equation. Therefore, so long as the feedback gains are chosen to
stabilize the system, zero steady-state error is assured in the output voltage.
With Equation (3-10) serving as a model for the feedback path, the closed-loop
state equations were determined. This step was done by performing small-signal analysis
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(3-11)
By taking the determinant of the system matrix and setting it equal to zero, a third-order
characteristic polynomial is obtained. The eigenvalues of this polynomial determine the
closed-loop pole positions. As a result, proper selection of the control gains will give the
desired pole locations.
C. STATE DIFFERENCE IMPLEMENTATION IN HARDWARE
1. Basic Implementation
Implementation of Equation (3-10) required generating the perturbation terms,
v (t) and iL (t) , using state difference methods. In this approach, v (t) and iL (t) are
represented by difference terms. For example, the output voltage perturbation is given
by
v (/) = vc -vre/ (3-12)
where v
ref
is the desired output voltage of the buck converter. As can be seen from
Equation (3-12), v (t) is zero in the steady state. If a load transient occurs, however, vc
changes and produces a difference error that is used in Equation (3-10) to affect the duty
cycle perturbation term. Likewise, the i, (t) difference term is
n(t) = i -iL (3-13)
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where i is output load current and iL is inductor current. Substituting Equation (3-12)
and Equation (3-13) into Equation (3-10) results in the state difference equation:
~d(t)=-h,(i -iL )-hv (vc -vre/ )-hn \(vc -vre/ )dt (3-14)
The development of Equation (3-13) raises an important point. Unlike Equation
(3-12), Equation (3-13) does not employ the use of a reference term to act as a baseline
from which to measure perturbations. Rather, to generate difference errors, Equation
(3-13) relies on the fact that inductor current will lag output current during a load
transient. If inductor current is an average value, then Equation (3-13) represents the
perturbation in average inductor current as developed in Equation (3-10). Digital
controller implementation allows the user to meet this requirement as will be shown in
Chapter IV. Analog controller implementation, however, does not provide an adequate
method for obtaining the true average inductor current since filtering introduces
additional poles and unwanted time delays. As a result, Equation (3-13) actually
implements an instantaneous state difference for analog control. This point raises
important gain selection issues outlined in Chapter IV.
2. Feedforward Gain
Up to this point, the small-signal duty cycle algorithm has been determined. To
drive the switch, however, an expression for the overall duty cycle is required:
d(t) = D+~d(t) (3-15)
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Equation (3-15) states that the overall duty cycle is made up of a large-signal component,
D, and a small-signal component, d(t) , which was given in Equation (3-14). An
expression must now be developed for D.
Manipulating Equation (2-1) from Chapter II, it is apparent that D is the ratio of
output voltage to input voltage. This ratio could be set as a constant in the controller and
methodically added to d(t) every switching cycle, but the full effectiveness of algorithm
would not be achieved. In order to enhance the control algorithm, the large-signal duty




where vre/is the desired output voltage of the buck converter, and e(t) is the time-varying
input voltage.
Equation (3-16) illustrates an important point. A feedforward gain is introduced
by using eft) in the calculation of Equation (3-16). This gain compensates for the input
voltage perturbations neglected in the development of the small-signal duty cycle
algorithm. Since d(t) can instantaneously adjust to input voltage changes due to the
feedforward gain, it acts to filter unwanted input noise from the output of the buck
converter. The details of this point are expanded in Chapter IV. Incorporating Equations





{i -iL )-hv (vc -vref )-hn \(vc -vref )dt (3-17)
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3. Source Buck Converter House Curve
With Equation (3-17) in hand, a controller simulation and implementation can be
undertaken for an isolated buck converter. Parallel operations, however, will be required
of the Source Buck Converters illustrated in Figure (2-2). Paralleling offers the
advantages of supplying higher loads and enhancing reliability of the system. Before this
step can be accomplished, Equation (3-17) must be modified to allow load sharing
between buck converters. To accomplish this action, a house curve is built into the
system control and is depicted in Figure (3-2). As illustrated in the slope of Figure (3-2),
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30 35
Figure 3-2, Source Buck Converter House Curve
Over the no-load to full-load range, output voltage drops ten volts. The slope of the
house curve was selected to provide an adequate load sharing profile while maintaining
output voltage sufficiently high to supply system loads.
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The house curve is added by introducing the load current, scaled by the desired
slope of the house curve, into the voltage and integral gain terms of Equation (3-17).
The house curve could also be introduced into the feedforward gain term. Its inclusion,
however, makes the overall duty cycle so responsive to load current changes that
unacceptable voltage and current overshoots occur during transient load response.
Equation (3-18) is the final form of the analog control algorithm:
d(t)=D
ss
-h,(i -iL )-hv (vc -vre/ + ^-) -hn \[vc -vre/ +
l
f]dt (3-18)
This result will be utilized in Chapter IV to simulate the analog control of the Source
Buck Converter. For use with the Load Buck Converter, the house curve is removed
from Equation (3-18), and it is modified into the following digital form:
d{n) = DM-h(i (n)-iL {nj)-hvvenor (n)-hnvmM) (3-19)
where
v
int (») =^L (vem,r («) + v_r («-l)) + vmt («-l) (3-20)
and
V
error (") = VC («) ~ VrefW (3 "2 1 )
D. SUMMARY
This chapter detailed the development of state difference control algorithms for
the Source and Load Buck Converters. It was shown that proper selection of the control
gains will give the desired pole locations. As a result, the next step in the system design
is directed towards determining the gain magnitudes utilizing computer simulations. As
20




IV. CONTROLLER GAIN SELECTION
A. ANALOG CONTROLLER GAIN SELECTION
1. Computer Modeling
Controller gains and operational characteristics were established using computer
modeling. First-order gain selection was done using Simulink, MATLAB's dynamic
system modeling tool. Detailed analysis was then performed using models developed in
the Advanced Continuous Simulation Language (ACSL).
Simulink, in combination with supporting MATLAB m-files, provided the means
for iteratively manipulating pole placement and fine tuning gain selection. The closed-
loop Source Buck Converter model is pictured in Appendix (B). The open-loop plant is
represented by the state space averaged ABCD matrices. It should be noted that the state
space averaging process eliminates the switch by "averaging" the modeling equations for
the two topologies. As a result, characteristics like ramping inductor current are seen as a
dc average. The main control algorithm developed in Chapter III "closes the loop".
Utilizing this model and the three MATLAB m-files provided in Appendix (B), Source
Buck Converter gain selection performance was measured by running a 10% —» 100% -»
10% load transient with a hard input voltage source.
Following initial development in Simulink, the controller gains were evaluated
under the same 10% -» 100% -> 10% load transient in the detailed ACSL model. Built
on the foundation ofFORTRAN, ACSL allows modeling of the switched Source Buck
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Converter. As a result, the "details" of system performance are brought to the surface.
Model assumptions included:
• instantaneous switching
• switch and diode losses modeled as voltage drops
• ideal passive components
The code for the ACSL simulation is provided in Appendix (C).
2. Source Buck Converter Transient Specifications
Specifications for the Source Buck Converter did not include requirements for
system transient response. In a general sense, transient response should have short rise
and settling times and little or no overshoot. In addition, the loop speed of the controller
should be such that low-frequency (< 360 Hz) ac ripple is filtered from the input. This
general system performance has been quantified in Table (4-1). The numbers shown are
a "first cut" on adequate system response.
Figure of Merit Value
rise time (t,) < 1 msec
2% settling time (t
s) < 5 msec
maximum percent overshoot (Mp) 5%
Table 4-1, System Transient Response Figures of Merit
3. Closed Loop Model
Before pole placement was done, the Source Buck Converter small-signal closed-
loop block diagram was developed. Figure (4-1) gives the final result. The picture shows
that two effects can be studied. The first involves analysis of the small-signal output
A













LCs 2 + (L/R)s+l
Figure 4-1, Source Buck Converter Small-Signal Closed-Loop System
As a result, De is set to zero. Derivation of the closed-loop transfer function for this














\s +7 LC s + LC
(4-1)
The second effect involves analysis of the input voltage ripple response. This step is
done assuming the duty cycle is constant. As a result, \ ref is set to zero. Derivation of






















As shown below, both of these cases will be used to determine the overall closed-loop
performance of the Source Buck Converter.
4. Pole Placement And Gain Selection
To determine pole placement, the Bessel Prototype model given in reference [6]
was employed. The poles for a third-order system are given by
25
s = -0.9420wo, (-0.7455 ± 0.7112i)wo
where w is the desired closed-loop bandwidth. With the poles established, a third-order
polynomial can be formed, and term-by-term matching can be done with the denominator
of Equation (4-1) to find the controller gains.
Selection ofw , and thus the gains, was set by three factors. First, w must be
sized to ensure the pole farthest in the left half plane is at least a factor often smaller than
the radian switching frequency to prevent unwanted controller interactions. Second,
selection ofw should not require an excessive duty cycle control effort. This effect
causes increased noise in the voltage output due to a beating action set up between the
faster duty cycle response and the slower output capacitor voltage response. Third, w
must be large enough to produce the required response times of Table (4-1).
Based on these criteria, the final pole locations and controller gains were
determined using w = 3250 rad/sec. The results are documented in Table (4-2).
Closed-Loop Pole Locations s =-3062, -2423 ±23 Hi
Proportional Voltage Gain 1^ = 0.017
Integral Voltage Gain h„ = 26.09
Proportional Current Gain h, = 0.015
Table 4-2, Source Buck Converter Closed-Loop Poles and Gains
Substituting these gain values into Equation (4-1), the system closed-loop frequency
response shown in Figure (4-2) was produced. From the magnitude response it can be
seen that frequencies beyond 7000 rad/sec (-1114 Hz) are attenuated by the 20 dB/decade
rolloff. Up to this point, the response shows little or no attenuation. In fact, from 2000
rad/sec to 7000 rad/sec, a maximum gain of 2 dB occurs. The input ripple response of
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Figure 4-3, Source Buck Converter Closed-Loop Frequency Response: vc / e
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minimum attenuation of 20 dB in the 360 Hz frequency range. As a result, the combined
effect of both responses yields proper Source Buck Converter closed-loop operations.
The MATLAB transient response is given in Figure (4-4). Analysis of Figure (4-4) and
the MATLAB code results shows that all the requirements of Table (4-1) were met.
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Figure 4-4, MATLAB Source Buck Converter Closed-Loop Transient Response
Substituting the Table (4-2) gains into the ACSL model produced the transient
response pictured in Figure (4-5). The most notable feature of the ACSL graphs is the
influence of detailed switching on inductor current and duty cycle. The inductor current
response was expected. The duty cycle response, on the other hand, was not. In fact,
results close to that of the duty cycle plot in Figure (4-4) were anticipated. The reason for
the duty cycle band in Figure (4-5) goes back to the fact that the inductor current
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Figure 4-5, ACSL Source Buck Converter Closed-Loop Transient Response
inductor current and load current are subtracted to produce the perturbation term. In
steady state, this difference is the inductor ac current ripple. As a result, this ripple is
introduced into the duty cycle calculation, and the duty cycle waveform of Figure (4-5) is
produced. The end result of this effect is the introduction of low amplitude (< 0. 1 V)
20 kHz harmonics into the output. Therefore, it is imperative to minimize the magnitude
of hj while still meeting the response of Table (4-1). Bench testing showed that a value of
h; less than 0.02 gave acceptable results.
5. Effect of Output Capacitor Sizing
To this point, pole placement and gain selection have been done utilizing an
output inductance of 760 uH and an output capacitance of 400 u.F. It has been shown,
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however, that output capacitance can be as low as 10 uP while still satisfying the 1%
output ripple requirement. As a result, justification for the 400 uF choice is required.
Using the Bessel Prototype model described above, system transient response was
analyzed at additional output capacitance values of 10 uF, 140 uP, 230 uP, and 400 uP.
A value ofw = 3250 rad/sec was used for all cases to maintain the current gain less than
or equal to its present value based on the discussion in the previous paragraph.
Table (4-3) gives the gains for each of the output capacitances mentioned above. Figure
(4-6) summarizes the transient responses.
Parameter C=10uF C = 140uF C = 230 uF C = 400 uP
hi 0.0131 0.015 0.015 0.015
K -0.0021 0.0043 0.0087 0.017
K 0.65 9.13 15.00 26.09
Table 4-3, Capacitor Sizing Effects on the Source Buck Converter Gains
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Figure 4-6, Source Buck Converter Transient Response as a Function of Capacitor Size
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From the data provided, it can be seen that the 10 jiF case was unacceptable. All of the
remaining cases, however, were well within the Table (4-1) requirements. Based on
overshoot and settling characteristics, however, the 400 up capacitor was used in the
hardware implementation. This selection was made to prevent undesirable buck
converter interactions during parallel operations and to ensure adequate system response
at load transient testing above the 10% -» 100% -» 10% scenario used in this analysis.
B. DIGITAL CONTROLLER GAIN SELECTION
1. Computer Modeling
As with the analog controller, the digital controller was modeled using Simulink
and ACSL. The simulation limitations discussed above also apply to this section. In the
digital simulation, the continuous-time controller inputs were sampled once each
switching period using a zero-order hold and applied to the digital control algorithm
given by Equation (3-19). The calculated duty cycle is then applied to the IGBT gate
drive on the next switching period. The Simulink block diagram and MATLAB m-files
are contained in Appendix (B). The code for the ACSL simulation is provided in
Appendix (C).
2. Pole Placement and Gain Selection
The design parameters of Table (4-1) and the simulation sequence employed
above were also used for the digital controller design. In addition, the limitations on w
also hold here. Unlike the analog case, however, current gain selection does not play as
significant a role. This fact was due to the use of a true average for the inductor current
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perturbation term in Equation (3-19). Since the analog inputs to the digital controller
are sampled once each switching period, the inductor current sample becomes an average
value as long as the sample point occurs at the same place during each switching period.
Of course the ramping nature of inductor current may cause the sampled average to be
slightly different from the actual average depending where on the ramp the sample is
taken. Any offset, however, is compensated for by the digital integrator. This argument
is equally applicable to the case where multiple samples are taken and averaged during
the switching period.
3. Summary of Digital Controller Gain Selections
Table (4-4) provides a summary of final gain selections for the Load Buck
Converter controller. The design centered on using a 400 uT capacitor on the output with
w = 1900 rad/sec. The value ofw was set based on a maximum duty cycle limitation of
0.95 for the Universal Controller detailed in reference [7]. Since the controller was built
for dual Auxiliary Resonant Commutated Pole (ARCP) Inverter and Buck Converter
operations, the duty cycle must incorporate dead time to prevent a direct short between
ARCP switches during the switching interval. As a result, duty cycle is limited to 0.95.
The w selection prevents the duty cycle from exceeding this limit so that linear operation
is maintained. Overall, Table (4-1) transient response is achieved. See the analog
Closed-Loop Pole Locations s =-942, -746 ±71 li
Proportional Voltage Gain h, = 0.000869
Integral Voltage Gain 1^= 1.733
Proportional Current Gain h; = 0.0105
Table 4-4, Load Buck Converter Closed-Loop Poles and Gains
32
controller case above for the detailed gain and capacitor selection procedure. Figure (4-7)
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Figure 4-7, ACSL Load Buck Converter Closed-Loop Transient Response
C. SUMMARY
With the controller gains established for the Source and Load Buck Converters,
simulation of the PEBB Network can begin. This analysis will be used to identify
stability criteria for the network. With this information in place, interesting PEBB
Network component interactions can be investigated.
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V. SIMULATION AND HARDWARE RESULTS
A. BACKGROUND
With the proper analog and digital controller gains established, detailed PEBB
Network simulations were developed and conducted in ACSL. Representative models,
identified as "modes" in this chapter, were established based on seven basic PEBB
Network hardware configurations. Model assumptions included:
• rectified 3-phase power input to Source Buck Converters
• instantaneous switching
• no switching noise
• switch and diode losses modeled as voltage drops
• inductor and capacitor equivalent series resistance (ESR) modeled
• DC bus resistive-inductive link (RL-link) effects not modeled
The RL-link effect was not considered due to a tradeoff between simulation run time and
the simulation time step. The time step could be made small enough to model the RL-
links, but the simulation run time would have been unnecessarily large. In addition, the
RL-link contribution to the overall system stability is negligible for the components
considered based upon the small size of the line inductance compared to the much larger
inductance value of the Load Buck Converter input filter.
For each of the seven modes described in this chapter, two transient analysis cases
were considered. The first case investigated a step change in load resistance on the
output of the Source Buck Converter. Load Buck Converter output response was then
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observed to identify if its controller could regulate the desired output voltage and current.
No noticeable effects or stability issues were documented for any of the seven topologies
(modes), and therefore, this transient study was not considered further. The second
transient case performed a load change on the output of the Load Buck Converter and/or a
conventional inverter. Overall system response was then observed. The results for this
case are documented below for each of the seven modes. Representative ACSL code is
provided for Mode 7 operation in Appendix (C).
B. MODE 1 OPERATION
Mode 1 is defined as a Source Buck Converter operating in series with a Load

















































Figure 5-1, PEBB Testbed Mode 1 Operation
component-wise between Figure (5-1) and the ACSL code resulted from the need to
represent the input filter to the Source Buck Converter differently in the simulation. Due
to an algebraic loop formed between the ACSL main program, the buck converter macro
and the analog controller macro, the input filter capacitor and its associated ESR had to
be modeled by a capacitor in parallel with an equivalent resistor. As a result, the
Rcesr_inl' component in Figure (5-1) is represented by a 2.47 kQ parallel resistance in
the ACSL code.
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System transient analysis focused on investigating a step load change from 300 W
to 3 kW on the output of the Load Buck Converter. Figure (5-2) documents the results.
As can be seen, the output voltage and current of the Source Buck Converter (Vout and
ioutl) have a somewhat more pronounced oscillation at the transient edges before settling
to steady-state values. This result is due to a "ringing" effect set up between the output of
the Source Buck Converter and the input LC filter of the Load Buck Converter. In fact,
this effect is clearly discernible in ioutl in the steady state. The transient performance of
the Load Buck Converter is the same as that predicted by Figure (4-7) in Chapter IV.
With system stability demonstrated, a hardware validation study was conducted.
Figure (5-3) shows the actual system response for a 300 W to 2.5 kW load change. The
reason for the difference between the simulated 3 kW maximum load value and the actual
2.5 kW load value was based upon the sizing of test load banks available in the
laboratory. Comparison of the simulation and hardware trials demonstrates reasonably
good correlation between predicted and actual system response. Note that the voltages in
Figure (5-3) are ac coupled. The major difference between the plots comes from the
switching harmonics and noise of the actual system operation. The principle source of
the noise comes from the operation of the IGBT switches.
C. MODE 2 OPERATION
Mode 2 is defined as a Source Buck Converter operating in series with an
inverter. Figure (5-4) illustrates the overall system model. A hard-switched inverter
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Figure 5-2, Mode 1 Simulation Results: 300 W —> 3 kW Load Buck Transient
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Figure 5-3, Mode 1 Hardware Results: 300 W —» 2.5 kW Load Buck Transient
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length. Since the gross system dynamics between an ARCP and a conventional inverter
are nearly the same this assumption was reasonable to make. The inverter was controlled
by a current feedback controller implemented in the stationary reference frame. A
complete discussion on the derivation of this model is given in reference [8]. As with
Mode 1 operation, the input filter capacitor and its associated ESR had to be modeled as
























Figure 5-4, PEBB Testbed Mode 2 Operation
System transient analysis focused on investigating a step change in load from
2.5 kW to 6 kW at the inverter output. This was performed by changing the amplitude
values of the reference phase currents from 10 A to 24 A. Figure (5-5) documents the
results. As can be seen, significant switching harmonics have been introduced into the
output voltage and current responses of the Source Buck Converter. In addition, this
effect is aggravated at higher levels of inverter loading. The output of the inverter is as
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Figure 5-5, Mode 2 Simulation Results: 2.5 kW -» 5.3 kW Inverter Transient
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One point to note is that the inverter current response does not achieve the desired
steady-state values. This result stems from the use of stationary reference frame control.
Although it is easy to implement, reference [8] shows that steady-state errors of 11% can
be expected. A hardware validation study was not conducted for this case because the
ARCP closed-loop control has not been fully developed at this time. It is anticipated that
future research efforts will provide the hardware study results to validate these
waveforms.
D. MODE 3 OPERATION
Mode 3 is defined as a Source Buck Converter supplying both a Load Buck
Converter and an inverter. Figure (5-6) illustrates the overall system model. The same
inverter model described in Mode 2 operation was used for this case. As with Mode 1
operation, the input filter capacitor and its associated ESR had to be modeled as an
equivalent parallel combination in the ACSL code.
IGBTNfodile
(2 V drop) RIesri -
02 ohms
Rout3
(144 to > Vout3
144 ohms) ^
Figure 5-6, PEBB Testbed Mode 3 Operation
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Transient analysis focused on investigating system response to the load changes
discussed in Mode 1 and Mode 2 operation. The step change for the Load Buck
Converter occurred at 45 msec while the step change in inverter loading was specified at
125 msec. Figure (5-7) documents the results. The plots show a system response that is
the composite of the results achieved in the previous two modes of operation. As with
Mode 2 operation, a hardware validation study was not conducted since the ARCP
closed-loop control algorithm is still under development.
E. MODE 4 OPERATION
Mode 4 is defined as parallel Source Buck Converter operations. Figure (5-8)
illustrates the overall system model. As described in Mode 1 operation, the input filter
capacitors and their associated ESRs had to be modeled as equivalent parallel
combinations in the ACSL code.
Transient analysis for this case focused on investigating a load change from
2.25 kW to 18 kW and observing system response. Figure (5-9) documents the results.
From the plots, it can be seen that the parallel units share the total load, iout, equally. In
addition, the output voltage response covers the full range of house curve operation as
expected.
An interesting occurrence to note in the individual buck converter current
responses, ioutl and iout2, is the "mirror" effect seen at the transient edges. This effect is
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Figure 5-7, Mode 3 Simulation Results: Load Buck and Inverter Transients
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Figure 5-8, PEBB Testbed Mode 4 Operation
its final steady-state value following a slight undershoot. The response for iout2, on the
other hand, settles to its final steady-state value after experiencing an overdamped effect.
When observed on an expanded scale, the currents are mirror responses of each other.
This result occurs due to the difference in the output inductor sizing of the Source Buck
Converter units. In essence, a small AC current is established and reflects between the
paralleled capacitors based upon the difference in the inductor current waveforms.
With system stability demonstrated and the transient excursion of the variables
well within device limitations, a hardware validation study was conducted for Mode 4
operation. Figure (5-10) shows the actual system response for a 2.25 kW to 7.5 kW load
change. Although the overall transient was smaller in magnitude, a general comparison
of the simulation and hardware trials demonstrates reasonably good correlation between
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Figure 5-9, Mode 4 Simulation Results: 2.25 kW -> 18 kW Load Transient
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difference between the simulated and actual results is due to the presence of switching
harmonics and EMI noise in actual system operation.
The current "mirror" effect discussed previously is demonstrated on an expanded
scale in Figure (5-11) for actual circuit operation. It can be seen that the effect occurs
during steady state as well as transient operations. The steady-state effect was not as
noticeable in the simulation because switching noise was not modeled. Follow-on
research may consider incorporating a Gaussian white noise source into the sensed
variables in the simulation.
F. MODE 5 OPERATION
Mode 5 is defined as two parallel Source Buck Converters operating to supply one
Load Buck Converter. Figure (5-12) illustrates the overall system model. As described
in Mode 1 operation, the input filter capacitors and their associated ESRs had to be
modeled as equivalent parallel combinations in the ACSL code.
System transient analysis focused on investigating a step change in resistive load
from 300 W to 3 kW on the output of the Load Buck Converter. Figure (5-13)
documents the simulation results. As can be seen, the output voltage and current of the
parallel Source Buck Converters have a somewhat more pronounced oscillation at the
transient edges before settling to their steady-state values. This result is due to a
"ringing" effect set up between the output of the Source Buck Converter and the input LC
filter of the Load Buck Converter. During load transients, this effect dominates over the
current "mirror" effect documented in Mode 4 operation. This result is shown in
47
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Figure 5-11, Mode 4 Hardware Results: Current Mirror Effect
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Figure 5-12, PEBB Testbed Mode 5 Operation
Figure (5-13) by observing that the transient portions of the output currents, ioutl and
iout2, are "in phase" with one another during load changes.
With system stability demonstrated, a hardware validation study was conducted
for Mode 5 operation. Figure (5-14) shows the actual system response. From the plots, it
can be seen that the actual Load Buck Converter output correlated with the simulation
results. Actual current values out of the parallel Source Buck Converters were about
2.5 A higher than shown in the simulation results because a 25 Q static load was used
during hardware validation. In the ACSL simulation, this value was 40 Q. The voltage
output response of the parallel Source Buck Converter is harder to compare due to the
switching noise present on the waveform. Note that all voltage responses are ac coupled.
The "ringing" effect versus the current "mirror" effect is shown in Figure (5-15).
This plot shows how the mirror effect dominates during steady-state operation but shifts













































































Figure 5-13, Mode 5 Simulation Results: 300 W -> 3 kW Load Buck Transient
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Figure 5-14, Mode 5 Hardware Results: 300 W -> 2.5 kW Load Buck Transient
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trials demonstrates reasonable correlation between predicted and actual results. As with
the previous hardware studies, switching noise constitutes the major difference between

















Figure 5-15, Mode 5 Hardware Results: Current Mirror Effect
G. MODE 6 OPERATION
Mode 6 is defined as two parallel Source Buck Converters supplying an inverter.
Figure (5-16) illustrates the overall system model. The same inverter model described in
Mode 2 operation was used for this case. As described in Mode 1 operation, the input
filter capacitors and their associated ESRs had to be modeled as equivalent parallel






























Figure 5-16, PEBB Testbed Mode 6 Operation
System transient analysis focused on investigating a step change in inverter load
from 2.5 kW (10 A peak current per phase) to 6 kW (24 A peak current per phase) and
observing system response. Figure (5-17) documents the results. As can be seen,
significant switching harmonics have been introduced into the output voltage and current
responses of the parallel Source Buck Converters. In addition, the level of the harmonics
is increased with increased in inverter load. The output of the inverter is as expected for a
current controlled unit. As described earlier, the inverter current response does not
achieve the desired steady state-values due to the use of stationary reference frame
control. A hardware validation study was not conducted for this case because the ARCP
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Figure 5-17, Mode 6 Simulation Results: 2.5 kW —» 5.3 kW Inverter Transient
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H. MODE 7 OPERATION
Mode 7 is defined as two parallel Source Buck Converters supplying both a Load
Buck Converter and an inverter. Figure (5-18) illustrates the overall system model. The
same inverter model described in Mode 2 operation was used for this case. As
described in Mode 1 operation, the input filter capacitors and their associated ESRs had
to be modeled as equivalent parallel combinations in the ACSL code.
KBT Module








Figure 5-18, PEBB Testbed Mode 7 Operation
System transient analysis focused on investigating the transients discussed in
Mode 5 and Mode 6 operation and observing system response. Figures (5-19) and (5-20)
document the results. The step change for the Load Buck Converter occurred at 45 msec
while the step change in inverter loading was specified at 125 msec. These plots show a
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Figure 5-20, Mode 7 Simulation Results: Load Buck and Inverter Transients Continued
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I. SUMMARY
This chapter has included a discussion of the ACSL simulations performed for
seven basic PEBB Network configurations. The results of these simulations did not yield
any gross system instabilities. At most, only "interesting" system interactions were
identified. In addition, hardware validation studies were conducted for Modes 1, 4 and 5.
The results of these tests verified that the ACSL simulations correlated well with
hardware implementation. The hardware validation results also showed that switching
noise was a major issue in actual circuit operation. Chapter VII addresses methods for
eliminating or minimizing the switching noise and suggests follow-on ACSL simulations
and hardware validation studies.
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VI. SCHEMATICS
A. CIRCUIT BOARD BACKGROUND
1. Easytrax Overview
The development of printed circuit boards (PCBs) was done using Protel
Easytrax, version 2.06. This software allowed PCB definition, layout, and component
interconnection on two layers. All PCB layouts were done so that there were no isolated
ground sections. Once a PCB was developed, a netlist was compiled. The basic function
of the netlist is to associate integrated circuits with resistors, capacitors, and diodes so
that connections can be verified. With the PCB layout completed, a Gerber file was made
to direct the required circuit milling. The milling work was done at the Naval
Postgraduate School by DPI Daly. Finally, hardcopies of circuit traces and component
layouts were made for future reference.
2. Circuit Labeling
For the purpose of more easily locating components and understanding their
function in the circuit, the following format was chosen:








• 2: U2, etc.
The third and fourth digits are used for IC pin location.
• 03: pin 3
• 18: pin 18, etc.
When a prefix is used, it indicates an interface between circuits in the overall system.
The prefix may have an actual number associated with it or just the '#' sign.
• SI : Sensor board interface for buck converter 1
• D#: Driver board interface for buck converter being referenced
• J25: 25 pin D-sub connector interfacing controller with other boards
If a suffix is used, then there are generally more than one of the same components
connected to the same pin.
• A,B,C: Multiple components of same type are connected to same pin
where A = 1 component, B = 2 components, etc.
• G: Ground
• H: Vcc, Vdd: positive source voltage
• L: Vss: negative source voltage
• Q: Transistor
Specific examples of circuit labeling include:
• C#-J25-9: Control board interface at J25 pin 9 for buck converter being
referenced.
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• Rl 13C: Resistor connected to Ul pin 13 and there are at least two more
resistors connected to that same node.
• C006: Capacitor connected to U10 pin 6.
• RJ4036Q: Resistor connected to J40 pin 36 and a transistor.
B. CIRCUIT DIAGRAMS AND DESCRD7TIONS
This section documents the hardware implementation of the Source and Load
Buck Converters as well as their associated sensor, controller, and driver boards. Each
subsection is layed out so that it contains a detailed line diagram and description of the
circuit. If further information is needed, Appendix (D) contains all the Easytrax PCB
schematics and netlists.
1. Source and Load Buck Converter Topologies
Figures (6-1) and (6-2) document the layout of the Source and Load Buck
Converters. As seen from the diagrams, the topologies are identical. Input/output
characteristics, inductor sizing, and the voltage sensing circuits represent the only
differences. The reason for the different sensing circuits goes back to the choice of
analog control boards for the Source Buck Converters and digital control boards for the
Load Buck Converters. As the diagrams indicate, the analog controller requires a voltage
reduction of (1/50) whereas the digital controller requires a voltage reduction of (1/100).
The general flow of overall system operation is as follows:
• Sensed voltage from the voltage divider network is sent to the sensor board
via twisted pair.
61
• Sensed currents are sent to the sensor board via the Hall Effect sensors.
• The sensor board, acting as an isolator, provides the appropriately scaled
voltages and currents to the analog/digital control board.
• The control board processes the voltages and currents according to the
developed control algorithm.
• The generated driver signal from the control board is sent to the IGBT driver























Figure 6-2, Load Buck Converter Topology
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• The driver signal controls the IGBT switching frequency and duty cycle.
With this overview in hand, a more detailed description is presented next.
2. Sensor Board
Pictured in Figure (6-3), the sensor board provides isolation between the buck
converter and the analog/digital control board. Sensed voltages from the voltage
divider network on the buck converter are sent via twisted pair to the input of wideband
AD215 isolation units. Configured as a unity gain buffers, the AD215s output the sensed
voltages and send them to the control board via twisted pair. Current sensing is done by
CL50 Hall Effect sensors mounted directly on the sensor board. Instantaneous currents
proportional to (i
sense</1000) are output by the Hall Effects. These currents are converted
to a proportional voltage by 100 Q. precision resistors to yield (i
sense</10)- These voltages
are the sent to the control board via twisted pair.
3. Analog Control Board
The implementation of the analog control board can be broken down into five
subsections:
• J25 - 25 Pin Connector and Buffer Stage
• Main Control Stage
• Pulse Width Modulation Stage
• Protection and Startup Circuitry Stage
• Power Supply Stage
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A diagram and discussion of each of the subsections is provided below. Appendix (D)
contains detailed PCB information on the analog control board.
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Figure 6-3, Sensor Board
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a. Buffer Stage
From the twisted pair output of the sensor board, the sensed and scaled
voltages and currents go to the 25 pin D-sub connector of the control board as shown in
Figure (6-4). From J25, the inputs are buffered utilizing a LM324 quad op amp (labeled
U2). Each buffer stage input contains an RC lowpass filter designed to remove high-
frequency components from the measured voltages and currents. The cutoff frequency
for each filter is at 8 kHz. The LM324 outputs are fed to the Main Control Stage.
b. Main Control Stage
The Main Control Stage is where Equation (2-18) is formulated. The
output of this stage is the analog duty cycle scaled by a factor often. In addition to the
Buffer Stage outputs, the signal representing the desired output voltage is fed into the
Main Control from the Protection and Startup Circuitry Stage. As shown in Figure (6-5),
an AD534 configured as a divider provides the base duty cycle, D^, by dividing the
reference voltage by the input voltage. Note that this arrangement implements the
feedforward term given in Equations (3-18) and (3-19) of Chapter III.
The small-signal control algorithm is performed using a LF347 quad op
amp. The first three op amps in the package form the proportional voltage (Ul
,), integral
voltage (Ul 2)and current response (Ul 3) terms. Note that a limited integrator has been
used to generate the integral voltage term. This implementation prevents integrator
windup. Without the limiting zener diodes in place, CI 07 is free to charge up during
extended transients to values well outside the range in which its voltage affects duty
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cycle. As a result, the voltage on CI 07 locks out the remaining terms in the duty cycle
control algorithm. This lockout persists until CI 07 come backs within its operating
range. The final op amp (Ul 4) is used to scale and sum the outputs of the first three op
amps. Scaling is performed such that the analog gain values developed in Chapter IV
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Figure 6-5, Analog Control Board: Main Control Stage
c. Pulse Width Modulation Stage
Pictured below in Figure (6-6), the Pulse Width Modulation (PWM) Stage
is comprised of the UC3637 chip. It receives the analog duty cycle from the Main
Control Stage and produces a square wave driver signal with a frequency of 23 kHz based
upon R3 1 8 and C302. This frequency can be calculated utilizing formulas given in the
UC3637 data sheet in Appendix (A). Actual frequency runs about 20.5 kHz due to
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interactions with the phase-locked loop circuit described below. The duty cycle of the
pulses is equal to the Main Control Stage analog duty cycle signal divided by ten. From


























U3-3, 15, Oll-l, R313G-2, C313-2, D301-A
C30I-1, C302-1, O06-1, O05-1




















T^ 0.36 K (MASTER) J—
O

















13 5 V -13.5 V
O.u I' l 0.1 u
O05
Figure 6-6, Analog Control Board: Pulse Width Modulation Stage
d. Phase Locked Loop
Analysis of Figure (6-6) shows MASTER and SLAVE connection points
for implementation of the Phase-Locked Loop Board shown in Figure (6-7). This board
synchronizes the switching frequencies of both Source Buck Converter controllers so that
they can operate in parallel. Without proper synchronization, load sharing between
paralleled units cannot be achieved due to inductor current oscillations. As shown in
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reference [7], digital control precludes the need for this circuit since frequency can be
directly set by timer circuits.
Implementation of the phase-locked loop requires one controller to be
designated the MASTER so that it can set the switching frequency. The other board, by
default, is the SLAVE. In actual operation, the phase-locked loop generates a DC current
depending on the difference in frequencies of the two controllers. This current sums with
the set current of the SLAVE PWM chip, directly influencing the switching frequency of
the SLAVE controller. This cycle continues until frequency capture and lock results. In
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Figure 6-7, Phase-Locked Loop Board
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provides pulse-by-pulse and overcurrent protection circuitry. These circuits are
documented in the following Protection and Startup Circuitry Stage discussion.
e. Protection and Startup Circuitry Stage
The analog controller provides the Source Buck Converters with two
forms of protection. The first is the pulse-by-pulse current limiting feature of the
UC3637 chip. This circuit protects the IGBT from exceeding its 90A current rating.
Referring to Figure (6-6), pins 12 and 13 make up this circuit. If a fault occurs in the
buck converter, iL/10 will rise. If its peak value gets to -6.75V, the driver output ofU3
goes low, and the IGBT remains open until peak inductor current goes below the 6.75V
threshold.
The second protection circuit is overcurrent time-out shown in
Figure (6-8). This circuit protects components from thermal damage when io/10 exceeds
150% of its rated value for more than 1 second. Utilizing the op amp in U3 (pins 15-17),
an integrator was designed such that i
o
/10 = 4.5V causes pin 17 to reach -10V in 1
second. This voltage trips comparator U7 high and causes U5 2 and U54 to go high (~
+V). As a result, comparator U8 goes high initiating a shutdown signal to pin 14 of U3.
This protective action has the end effect of halting Source Buck Converter operation.
The startup circuitry allows duty cycle to ramp up to its steady-state value
from zero initial conditions. When the controller is initially energized, U5, goes high
due to a +5V pulse generated by the RC circuit at input pin 1 of the OR gate. As a result,
U5 4 and U8 go high and Ql turns "on". This action causes pin 3 ofU6 to go low (~ -V)
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and prevents a reference signal from being generated. The end result is a voltage lockout.
This action prevents a duty cycle waveform from being generated instantaneously. If
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Figure 6-8, Analog Control Board: Protection and Startup Circuitry Stage
71
oscillations would result with possible damage to the buck converter. As it stands,
however, d(t)=0. By resetting momentary switch S2, Ql is turned "off' and voltage is
applied to pin 3 of U6. Reference voltage ramps up to its final setpoint through the action
of the RC time constant established by R603 and C603 (x = 1 sec). Raising the reference
voltage in this way causes duty cycle to ramp to its operating value thus preventing the
aforementioned current and voltage oscillations on startup. After startup, the reference
voltage continues to be supplied through U6.
f. Power Supply Stage
Shown in Figure (6-9), the power supply takes 117 VAC, 60 Hz receptacle
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Figure 6-9, Analog Control Board: Power Supply Stage
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voltage regulator. The output of the DATEL module is +5 VDC and +13.5 V^ supply
power for the control board. The +15 V^ is not obtained due to minimal circuit loading.
The lower +13.5 VDC values meet control board component power supply requirements.
4. IGBT Driver Board
The IGBT driver board completes the feedback loop. Input to the board can be
made using twisted pair (analog control) or optical interface (digital control). Both
configurations are shown in Figure (6-10). The input driver signal is amplified to + 10 V
by the optically isolated push-pull transistor pair in Ul . Following amplification, the
driver signal is applied to the IGBT gate. The back-to-back 1N4744 zener diodes (V
z
= 15






































Note: For optical interface, R201 = 510 K.
For twisted pair interface, remove VR1 , U2, and C203
Connect the twisted pairtoTWl+' and TW1-' Size R201 for 8 mA
of current R201 = 1.3 K if the input pulses are +/- 13 V.
+5V/D#-TW+
Figure 6-10, IGBT Driver Board
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5. Digital Control Board
Reference [7] contains a detailed description on the layout and operation of the
Load Buck Converter digital control board.
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VII. CONCLUSIONS
This research documented the design of SSCM units and their controllers for the
PEBB Network Simulation Testbed being built at the Naval Postgraduate School. In
addition, baseline simulations were developed to identify system instabilities and
interesting controller interactions. Finally, hardware validation studies were conducted to
confirm the PEBB Network simulations.
The SSCM design process began with the selection of components for the buck
converter power sections. The initial selections were based upon system specifications,
theoretical calculations, and physical limitations. The process continued with the
development of state-difference analog and digital control algorithms. Next, gain
selection was performed for the Source Buck Converter analog controller and the Load
Buck Converter digital controller. Chapter IV showed that to achieve the desired
response, proper output capacitor sizing and current gain selection had to be achieved to
minimize unwanted harmonic effects in the system output.
With the proper gain values determined, detailed ACSL simulations were
performed as described in Chapter V. The results showed that the PEBB Network is
stable under the seven basic operational modes. In addition, hardware validation studies
were conducted for Modes 1, 4 and 5. The results of this testing verified that the ACSL
simulations correlated well with hardware implementation. From this process, it was
shown that the SSCM units operated to their design specifications.
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One issue not considered in the initial design process, however, dealt with
shielding. As shown in Chapter V, switching noise had a considerable effect on the
system. This problem will only grow worse with the addition ofmore SSCM and SSIM
units. As a result, the next generation of SSCMs need to employ methods to eliminate
switching noise. Several recommendations include:
• soft switching
• placement of an enclosure about the buck converter power sections
• relocation of the buck converter controllers to a separate enclosure
• use of fiberoptic connections between controllers and feedback paths.
An additional system improvement deals with the replacement of the Source Buck analog
controllers with digital controllers. This step will greatly enhance the flexibility of the
PEBB Network since frequency and gain modifications can be performed in software for
the digital controller. As a result, a wide variety of system interactions can be
investigated "on the fly" rather than having to wait for resistor replacements on the
analog control boards. In addition, the digital control provides another layer of noise
immumty.
Recommendations for future research focus on further development of the ACSL
simulation models. Areas for investigation include:
• effect of buck converters operating at different frequencies
• implementation of an ARCP synchronous reference frame current controller
• incorporation of Gaussian white noise into the sensed variables to model the
effects of switching noise.
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Ideally, these detailed simulations can then be used to direct hardware testing towards












•Ultra-fast operation up to 25KHz hard
switching, or 1 0OKHz resonant
•Switching-Loss Rating includes all "tail"
losses
Description
IR's advanced IGBT technology is the key to
this line of INT-A-pak Power Modules. The
efficient geometry and unique processing of
the IGBT allow higher current densities than
comparable bipolar power module transistors,
while at the same time requiring the simpler
gate-drive ofthe familiarpowerMOSFET. This
superior technology has now been coupled to
state of the art assembly techniques to pro-
duce a higher current module that is highly
suited to power applications such as motor
drives, uninterruptible power supplies, weld-










Parameter j Description Value Units
VCES | Continuous collector to emitter voltage 600 V
lc9Tc = 25'C I Continuous collector current 90
A
l c ® T c = 85' C | Continuous collector current 60
lc Tc = 100°C I Continuous collector current 50
>LU Peak switching current 180
In Peak diode forward current ( 1 ) 225
VGE | Gate to emitter voltage ±20 V
V.SOL RMS isolation voltage, any terminal to case, t= 1 min 2500
P 9TC = 25"C Power dissipation 298 W
Tj Operating junction temperature range -4010 150
°C
TST<3 Storage temperature range -40 to 125
(1) Duration limited by max junction temperature.
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IRGTI090U06 I©R
Electrical Characteristics - T. = 25SC, unless otherwise stated
Parameter Description Mm Typ Max Units Test Conditions
BVC„ Collector-to -emitter breakdown voltage 600 — -
V
VQE - 0V, lc = 1 mA
VCE(ON) Collector-to -emitter voltage — — 3.0 VCE = 15V.lci 90A
— 3.1 — Vqe = ISV.Ic = 90A,Tj = 1 50°C
VFM Diode forward voltage- maximum — — 2.8 l F =» 80A. Vqe = 0V
— 2.6 — l,.=90A,VGE =0V,TJ = 15O'C
Van Gate threshold voltage 3.0 - 55 lc = 500uA
AVooh Threshold voltage temperature coetf. — -11 — mWC V^V^t-SOBHA
hi Forward transconductance 34 — 58 S(O) VCE = 25V.IC=90A
Ices Coliector-to-emitter leakage current — — 1
mA
VGE = OV.VM = 600V
— — 10 va^ov,vCE=eoov.TJ=i5o
,c
'qes Gate-to-emitterleakage current - - ±1 uA VQE = ±20V
Dynamic Characteristics - Tj 150°C
Parameter Description Mln Typ Max Units Test Conditions
*-on Turn-on switching energy — 0.05 - Ra,=470^ = 00
E 0(t d) Turn-off switching energy — 0.05 — mJ/A lc = 90A.Ls =100nH
E„ 0> Total switching energy — — 0.12 VGC=360V,VQE = *15V
Wl Tum-on delay time — 70 - R01 .47n.R<B =on
t, Rise time — 90 — lc .90A
Wrf) Turn-off delay time — 180 — VCC =360V.V0E = *15V
«l Fall time — 250 — Lj=100nH
•rr Diode peak recovery current — 52 — A R , = 470^=00
t,r Diode recovery time — 110 — ns lc = 90A
Qrr Diode recovery charge — 3.0 — uC VCC=360V.VG6 -±1SV
Q„. Gate-to-emlttercharge (tum-on) 150 — 280 VCC = 360V
Q9c Gate-to-collector charge (tum-on) 70 — 140 nC lc = 90A
Q Total gate charge (tum-on) 26 — 42 Vqe=15V
cta Input capacitance — 5800 — Voe = ov
c^ Output capacitance — 660 — PF VCC = 30V
Cres Reverse transfer capacitance — 80 - fxIMHz
( 1 ) Includes tail losses
Thermal and Mechanical Characteristics
Parameter Description Typ Max Units
Rwc (IGBT) Thermai resistance, junction to case , each IGBT — 0.42
•CrWRmjc (Diode) Thermal resistance , junction to case , each diode — 0.7
R,,^ (Module) Thermal resistance
.
case to sink 0.1 -




Fig. 1 - Typical Output Characteristics. T, - 25°C
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Fig. 2 - Typical Output Characteristics, T, = 150°C
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Fig. 3 - Typical Output Characteristics




Fig. 4 - Typical Transfer Characteristics
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Fig. 5 - CoUector-to-Emitter Saturation
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B. UNITRODE UC3637 PWM DRIVER IC
DESCRIPTION
The UC1637 is a pulse width modulator circuit intended to be used for a variety ofPWM motor
drive and amplifier applications requiring either uni-directional or bi-directional drive circuits.
When used to replace conventional drivers, this circuit can increase efficiency and reduce
component costs for many applications. All necessary circuitry is included to generate an analog
error signal and modulate two bi-directional pulse train outputs in proportion to the error signal
magnitude and polarity.
This monolithic device contains a sawtooth oscillator, error amplifier, and two PWM
comparators with ±100mA output stages as standard features. Protection circuitry includes
under-voltage lockout, pulse-by-pulse current limiting, and a shutdown port with a 2.5V
temperature compensated threshold.
The UC1637 is characterized for operation over the full military temperature range of -55°C to
+125°C, while the UC2637 and UC3637 are characterized for -25°C to +85°C and 0°C to +70°C,
respectively.
ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply Voltage (±Vs) ±20V
Output Current, Source/Sink (Pins 4, 7) 500mA
Analog Inputs (Pins 1, 2, 3, 8, 9, 10, 1 1 12, 13, 14, 15, 16) ±Vs
Error Amplifier Output Current (Pin 17) ±20mA
Oscillator Charging Current (Pin 18) -2mA
Power Dissipation at TA = 25°C (Note 2) lOOOmW
Power Dissipation at TC = 25°C (Note 2) 2000mW
Storage Temperature Range -65CC to +150°C
Lead Temperature (Soldering, 10 Seconds) +300°C
Note J: Currents are positive into, negative out ofthe specified terminal.






























































































Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1637; -25°C to
+85°C for the UC2637; and 0°C to +70°C for the UC3637; +VS =+15V, -VS = - 15V, +VTH = 5V, -VTH
=
-5V, RT = 16.7kW, CT = 1500pF, TA=TJ.
PARAMETER TEST CONDITIONS UC1637/UC2637 UC3637 UMTS
mm TYP | MAX MM TYP MAX
OwflWnr
Initial Accuracy Tj=25°C(Note6) 9.4 10 10.6 9 10 11 kHz
Voltage Stafcfflty Vs =±SVto ±20V, VPin i =3V.
VP1N3 =
-3V
5 7 5 . 7 %
Temperature StatOBy Over Operafing Range (rvote 3) 0.5 2 05 2 %
+Vth Input Bias Current VPIN2=6V -10 0.1 to -10 0.1 10 uA
-Vth Input Bos Current VP1N2=0V -10 -0.5 -10 0.5 PA
Vth. -Vth Input Range *VS-2 -Vs+2 +VS-2 -VS+-2 V
Error Amplifier
input Offset Voltage Vcw-OV 15 5 1.5 10 mV
input Bias Current Vcw = QV 0,5 5 05 5 UA.
Inpul Offset Current VCMsOV 0.1 1 0.1 1 JtA
Common Mode Range Vs -.12.5 to 20V -Vs*2 -Vs -Vs*2 Vs V
Open Loop Voltage Gain Rl - 10k 75 100 80 100 dB
Stew Rate 15 15 V^is
Unity Gain Bandwidth 2 2 MHz
CMRR Over Common Mode Range 75 100 75 100 dB
PSRR Vs-.i2-5to±20V 75 110 75 110 dB
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ELECTRICAL CHARACTERISTICS:
Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1637; -25°C to
+85°C for the UC2637; and 0°C to +70°C for the UC3637: VS =+15V, -VS - - 15V, +VTH = 5V, -VTH =
-5V, RT = 16.7kW, CT = 1500pF, TA=TJ.
PARAMETERS TEST CONDITIONS UC1637/UC2637 UC3S37 UMTS
MM TYP MAX MM TYP MAX
Error AmpSf tor (Ccntlrxwd)
Output Sink Current Vpw 17 * OV -50 -20 -50 -20 mA
Output Source Current VPW17-0V S 11 5 11 mA
High Level Output voltage 13 13.6 13 13.6 V
Low Level Output Voltage -14.8 -13 -14.8 -13 V
PWM Comparators
Input Offset Vottage Vcm • OV 20 20 rnV
Input Bias Current Vcm =W 2 10 2 10 uA
Input Hysteress VCM-OV 10 10 mV
Common Mode range Vs.±SVt0 220V -Vs+1 t-Vs-2 -Vs*1 »Vs-2 V
Current Limit
Input Offset Voltage Vcm = OV.Tj = 25'C 190 200 210 180 200 220 mV
Input Offset Vottage T.C.
Input Bias Current
02 -0.2 mWC
-10 -1.5 -10 •1.5 uA
Common Mode Range Vs=±2J5Vto±20V -Vs +VS-3 -Vs +VS-3 V
Shutdown
Shutdown Threshold (Note 4} -23 -2.5 •2.7 -2.3 -2.5 -2.7 V
Hysteresis 40 40 mV
Input Bias Current VPWl4 = ~VStD-VS -10 -0.5 -10 -0.5 uA
Under-Vottage Lockout
Start Threshold (Note 5) 4.15 5.0 4.15 5.0 V
Hysteresis 0.25 0.25 mV
TotaJ Standby Current
Supply Curosnl 85 15 8.5 15 mA
Output Section
Output Low Law) ISNK = 20mA -14.9 -13 -14.9 -13 V
|S4NK = 100mA 14.5 -13 -145 -13
Output High Levet Isource = 20mA 13 13.5 13 13.5 V
Isowoe = 100mA 12 13.5 12 13.5
Rise Time (MotB3>Cl-lnf,Tj-25'C ten £00 10D 600 ns
FalTime (l*t»3)a= Inf. Tj=25^ 100 300 100 300 n$
Note 3: These parameters, although guaranteed over the recommended operating conditions, are not 100% tested
in production.
Note 4: Parameter measured with respect to + VS (Pin 6).
Note 5: Parameter measured at + VS (Pin 6) with respect to -VS (Pin 5).
Note 6: RT and CT referenced to Ground.
FUNCTIONAL DESCRIPTION
Following is a description of each of the functional blocks shown in the Block Diagram.
Oscillator
The oscillator consists of two comparators, a charging and discharging current source, a current
source set terminal, 1SET and a flip-flop. The upper and lower threshold of the oscillator
waveform is set externally by applying a voltage at pins +VTH and -VTH respectively. The
+VTH terminal voltage is buffered internally and also applied to the ISET terminal to develop
the capacitor charging current through RT. If RT is referenced to -VS as shown in Figure 1, both
the threshold voltage and charging current will vary proportionally to the supply differential, and
the oscillator frequency will remain constant. The triangle waveform oscillators frequency and
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Figure 1. Oscillator Setup
PWM Comparators
Two comparators are provided to perform pulse width modulation for each of the output drivers.
Inputs are uncommitted to allow maximum flexibility. The pulse width of the outputs A and B is
a function of the sign and amplitude of the error signal. A negative signal at Pin 10 and 8 will
lengthen the high state of output A and shorten the high state of output B. Likewise, a positive
error signal reverses the procedure. Typically, the oscillator waveform is compared against the
summation of the error signal and the level set on Pin 9 and 1 1
.
MODULATION SCHEMES
Case A Zero Deadtime (Equal voltage on Pin 9 and Pin 1 1)
In this configuration, maximum holding torque or stiffness and position accuracy is achieved.
However, the power input into the motor is increased. Figure 3A shows this configuration.
Case B Small Deadtime (Voltage on Pin 9 > Pin 1 1)
A small differential voltage between Pin 9 and 1 1 provides the necessary time delay to reduce
the chances of momentary short circuit in the output stage during transitions, especially where
power-amplifiers are used. Refer to Figure 3B.
Case C Increased Deadtime and Deadband Mode (Voltage on Pin 9 > Pin 1 1)
With the reduction of stiffness and position accuracy, the power input into the motor around the
null point of the servo loop can be reduced or eliminated by widening the window of the
comparator circuit to a degree of acceptance. Where position accuracy and mechanical stiffness








igure 2. Comparator Biasing
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Output Drivers
Each output driver is capable of both sourcing and sinking 100mA steady state and up to 500mA
on a pulsed basis for rapid switching of either POWERFET or bipolar transistors. Output levels
are typically -VS + 0.2V @50mA low level and +VS - 2.0V @50mA high level.
Error Amplifier
The error amplifier consists of a high slew rate (15V/ms) op-amp with a typical 1MHz
bandwidth and low output impedance. Depending on the ±VS supply voltage, the common mode
input range and the voltage output swing is within 2V of the VS supply.
Under-Voltage Lockout
An under-voltage lockout circuit holds the outputs in the low state until a minimum of4V is
reached. At this point, all internal circuitry is functional and the output drivers are enabled. If
external circuitry requires a higher starting voltage, an over-riding voltage can be programmed








Figure 3. MocWaton Sch«m«* Shoeing (A) Z«ro Dewjtirr* (B) DeadtSme and (C) Daadfoanel Conr^uratlons
Shutdown Comparator
The shutdown terminal may be used for implementing various shutdown and protection schemes.
By pulling the terminal more than 2.5V below VIN, the output drivers will be enabled. This can
be realized using an open collector gate or NPN transistor biased to either ground or the negative
supply. Since the threshold is temperature stabilized, the comparator can be used as an accurate
low voltage lockout (Figure 4) and/or delayed start as in Figure 5. In the shutdown mode the












Figure 4k Eaemal Under-Voltage Lockout Figure 5. Delayed Start-Op
Current Limit
A latched current limit amplifier with an internal 200mV offset is provided to allow pulse-by-
pulse current limiting. Differential inputs will accept common mode signals from -VS to within
3V of the +VS supply while providing excellent noise rejection. Figure 6 shows a typical current
sense circuit.















Figtir* S. Single Suppfy Position Servo Motor Drive
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APPENDIX B. SIMULINK BLOCK DIAGRAMS AND MATLAB CODE
A. SOURCE BUCK CONVERTER
The Matlab m-files and Simulink block diagram used to generate first-cut gain
selections for the Source Buck Converter are provided below.






% 90 A IGBTs
% Analog controller patterned after SSCM.
%
% Want continuous operations between 10% and
% 100% loading.
%
% Simulation sequence cycles through
% startup -> 10% loading -> full loading.
%
% Written by: Mike Badorf




% input voltage ofbuck
% desired output voltage of buck: 10%
% output power
% chosen based on fres« fline & parts
% actual filter inductance value
% actual filter capacitance value
% low R value - full load current
% high R value - 10% load current
% starting resistance
% duty cycle
% 360 Hz ripple from 6 pulse rectifier
% switching frequency
% switching period
% pulse width for switching noise SS model

















% Determination of Lcrit: low load R determines
o^**************************************
R = rx ten;
Lcrit = (T*R/2)*(l-d); % critical inductance
K«
% Determination of delta I, Imax, Imin, ILavg
% and IJoad at 10% load (11).
0/ ************************************************
deltaj = ((E - Vcd)/L)*d*T;
Imaxjl = d*E*(l/R + (l-d)*T/(2*L)); % 11 max L current
Iminjl =d*E*(l/R-(l-d)*T/(2*L)); % 11 min L current
ILavg 11 = (Imax_ll+Imin_ll)/2; % 11 avg L current
IJoad ll = Vcd/R; % 11 current
K«
% Determination of Imax, Imin, ILavg
% and IJoad at full load (fl).
R = rx_full;
Imax = d*E*(l/R + (l-d)*T/(2*L)); % fl max L current
Imin =d*E*(l/R-(l-d)*T/(2*L)); % fl min L current
ILavg = (Imax+Imin)/2; % fl avg L current




% Determination of resonant peak for L / Cf LPF.
o/ ****** ****************************** ************
fres = l/(2*pi*sqrt(L*Cf));
0/q* ***************************************** ******
% Determination of resonant peak for





2. Matlab M-file buckstrt.m
% buckstrt.m
%
% Provides startup parameters for 9 kW, 20 kHz
% buck chopper.
%
% Calls buckcons.m, a constant file developed
% for above buck chopper.
%
% Written by: Mike Badorf
% Last mod: 2JUN97
clear % clear MATLAB memory
buckcons % establish buck constants
o/ *** ******************************* **************
% Bessel Pole specifications
wo = 3250;
poles = wo*[ -0.942 -0.74550+0.71 12*i -0.7455-0.71 12*i];




% Gain calculations: Calculated using low
% starting resistance. Gains are utilized as
% first run starting point. Entry ofmanual
% gains can follow to give best overall
% response over all operating conditions. Use




hn = (L*Cf*S(4))/E + hi*L/2
hv = ((L*R*Cf*S(3))-(E*hi)-R)/(E*R)
Vo*
% Function to verify poles obtained with gains
% match desired poles.
ty ************************************************
Am = [0 -1/L E/L
1/Cf -l/(R*Cf)
-hv/Cf (hi/L)+(hv/(R*Cf))-hn -hi*E/L ];
95
closedsyspole = eig(Am) % check for correct poles
0/ * ***********************************************
% SIMULINK no load parameters (are in addition
% to constants determined in buckcons.m)
% ABCD state space parameters
















% initial Vc integrator value
% initial hn integrator value
% initial hn integrator value
% initial duty cycle value
% simulation start time
% simulation stop time
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% Provides full load parameters for 9 kW,
% 20 kHz buck chopper.
%
% Written by: Mike Badorf
% Last mod: 2JUN97
0,^************************************************
R = rxfull; % full load resistance value
0/Q * ***********************************************
% Function to verify poles obtained with gains
% match desired poles.
0/ ************************************************
Am = [ -1/L E/L
1/Cf -l/(R*Cf)
-hv/Cf (hi/L)+(hv/(R*Cf))-hn -hi*E/L ];
syspole = eig(Am); % check for correct poles
0/Q**** ******************************* *************
% SIMULINK no load parameters (are in addition
% to constants determined in buckcons.m)
% ABCD state space parameters
A = [-l/(R*Cf) 1/Cf; -1/L ]; B = [ 0; E/L];
C = [10; 01];D = [0; 0];








% Update initial conditions for integrators in
% buckfull.m simulation.
o/ * ***************************** ******************
Vciv = Vc(length(time)); % Vc initial value for buckfull.m
iLiv = iL(length(time)); % iL initial value for buckfull.m
dutyiv = duty(length(time)); % duty initial value for buckfull.m
tstart = tstop; % sim. start time for buckfull.m
tstop = tstop + 0.012; % simulation stop time for buckfull.m
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% Provides 10% load parameters for 9 kW, 20 kHz
% buck chopper.
%
% Written by: Mike Badorf
% Last mod: 2JUN97
R = rxten; % 10% load resistance value
0/ ************************************************
% Function to verify poles obtained with gains
% match desired poles.
0/ ************************************************
Am = [ -1/L E/L
1/Cf -l/(R*Cf)
-hv/Cf (hi/L)+(hv/(R*Cf))-hn -hi*E/L];
syspole = eig(Am); % check for correct poles
% SIMULINK no load parameters (are in addition
% to constants determined in buckcons.m)
% ABCD state space parameters
A = [-l/(R*Cf) 1/Cf; -1/L ]; B =[ 0; E/L];
C = [10; 1];D = [0; 0];
o,- ** **************************** ******************
% Data passdown before buckten.m simulation
% begins.
o^** **************************** ******************
Vc_response = [ Vcresponse; Vc];
iLresponse = [ iLresponse; iL];
dutyresponse = [ dutyresponse; duty];
timer = [ timer; time];
o/ * ***********************************************
% Update initial conditions for integrators for
% buckten.m simulation.
o/ * ********************************************** *
Vciv = Vc(length(time)); % Vc initial value for buckten.m
iLiv = iL(length(time)); % iL initial value for buckten.m
dutyiv = duty(length(time)); % duty initial value for buckten.m
tstart = tstop; % simulation start time for buckten.m
tstop = tstop + 0.012; % simulation stop time for buckten.m
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% Plot startup, change to 100% loading, &
% change to 10% loading for 9 kW, 20 kHz buck
% chopper.
%
% Written by: MikeBadorf
% Last mod: 21SEP96
%******* ********************************** *******
Vc_response = [ Vc_response; Vc ];
iLresponse = [ iLresponse; iL ];
duty_response = [ dutyresponse; duty];
timer = 1000*[ timer; time ];
datastep =1:1 :length(timer); % Allows plotting fewer points
% than generated.
figure(l)
subplot(3,l,l), plot(timer(datastep), Vc_response(datastep),'b'), grid
title('Vc Response'),ylabel('Vc (volts)')
subplot(3,l,2), plot(timer(datastep), iL_response(datastep),'b'), grid
title('iL Response'),ylabel('iL (amps)')
subplot(3,l,3), plot(timer(datastep), 10*duty_response(datastep),'b'), grid
title('d(t) Response'),xlabel('time (msec)'),ylabel('10*d(t)')
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Figure B-l, Source Buck Converter Simulink Block Diagram
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B. LOAD BUCK CONVERTER
The Matlab m-file, buckcons.m, and the Simulink block diagram for the Load
Buck Converter are provided below. The remaining m-files are provided above since the
transient response generation is the same for both the Source and Load Buck Converters.
1. Matlab M-file buckcons.m
% buckcons.m
%




% 90 A IGBTs
% Analog controller patterned after SSCM.
%
% Want continuous operations between 10% and
% 100% loading.
%
% Simulation sequence cycles through
% startup -> 10% loading -> full loading.
%
% Written by: Mike Badorf
% Last mod: 21SEP96
0/ ********* ******************************** *******
% Constant Definitions
% input voltage of buck
% desired output voltage ofbuck
% output power
% chosen based on fres« fline & parts
% actual filter inductance value
% actual filter capacitance value
% low R value - full load current
% high R value - 10% load current
% starting resistance
% duty cycle
% 360 Hz ripple from 6 pulse rectifier
% switching frequency
% switching period
% pulse width for switching noise SS model
























% Determination of Lcrit: low load R determines
0/ ************************************* *
R = rx ten;
Lcrit = (T*R/2)*( 1 -d); % critical inductance
% Determination of delta I, Imax, Imin, ILavg
% and IJoad at 10% load (11).
q/Q*** ******************************** *************
deltaj = ((E - Vcd)/L)*d*T;
Imaxjl = d*E*(l/R + (l-d)*T/(2*L)); % 11 max L current
Iminjl =d*E*(l/R-(l-d)*T/(2*L)); % 11 min L current
ILavgJl = (Imax_ll+Imin_ll)/2; % 11 avg L current
I load ll = Vcd/R; % 11 current
% Determination of Imax, Imin, ILavg
% and IJoad at full load (fl).
Vo*
R = rx_full;
Imax - d*E*(l/R + (l-d)*T/(2*L)); % fl max L current
Imin =d*E*(l/R-(l-d)*T/(2*L)); % fl min L current
ILavg = (Imax+Imin)/2; % fl avg L current
IJoad - Vcd/R; % fl current
q^** ******** ****************************** ********




% Determination of resonant peak for




2. Simulink Block Diagram
Figure B-2, Load Buck Converter Simulink Block Diagram
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APPENDIX C. ACSL CODE
A. SOURCE BUCK CONVERTER GAIN SELECTION CODE
The computer code for this section is comprised of the main ACSL program, two
supporting macro files and the command file used to generate transient load studies.
1. Main Program
sourcebuck.csl
This program simulates the operation of a 9 kW source buck converter unit operating at
20 kHz assuming ideal components and no line losses. The converter has been designed
to operate as follows:
400 Vdc input voltage
300 Vdc nominal output voltage
continuous ind. current from 10% -> 100% load
The controller for this simulation makes use of the analog control algorithm derived
in Chapter III. The file, sourcebuck.cmd, contains the runtime commands utilized to
exercise this model.






MAXTERVAL maxt = 1 .0e-6 ! "maximum integration step size"
MINTERVAL mint = 1.0e-8 ! "minimum integration step size"
! "for variable step algorithms "
CINTERVAL cint = 1 .Oe-6 ! "data communication interval"
ALGORITHM ialg = 5 ! "integration algorithm"
!"4-RK.2nd, 5--R.K. 4th"
NSTEPS nstp = 1
CONSTANT tstop = 1 .0 ! "stop point for integration
CONSTANT Vramppk= 10.0 !"pk value of ramp modulating waveform "
CONSTANT swfreql = 20000.0 ! "switching frequency for buck 1
Tramp 1 = 1.0/swfreql ! "switching period for buck 1





Vincap 1 = 400.0 ! "define a hard input voltage of 400 Vdc"
! source buck converter unit 1
tpwml = MOD(t,Trampl) !"time elapsed in switching period for buck 1
Vrampl = Vramppk*tpwml/Tramp 1 ! "establish ramp modulating waveform for buck 1"
! "implement source buck converter unit 1 macro"
buck( 1 ,Vincap 1 ,iout 1 ,isw 1 ,iL 1 ,Vc,Vramp 1 ,"Lbuck 1 =760.0e-6","Vdidrop 1 =2.0",&
"Vswdropl=2.0")




CONSTANT Vcic = 0.0
pVc = (iLl - ioutl)/Cbuckl
Vc = INTEG(pVc, Vcic)
"output capcitance "
"output voltage IC "
"output voltage state"
"output voltage "
CONSTANT Rout = 96.8 ! "source buck converter startup load"
!"10% load value
ioutl = Vc/Rout ! "load current"
! end source buck converter unit 1
END ! "of derivative"
END ! "of dynamic"
END ! "of program"
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2. Buck Converter Macro
*************************************************************************************
buck.mac
This macro governs the conduction status of a buck converter switch and uses this
condition to develop inductor current utilizing the inductor equation of state.
Switch and diode losses are modeled as voltage drops. All other components are ideal.
The output inductor current is used in the main program to determine output capacitor
voltage. Although this step could be done in the macro, the current arrangement
allows modeling more complex PEBB network configurations.








! "assign the initial inductor current"
CONSTANT iLic&z = 0.0
! "define and initialize the switch conduction status"
LOGICAL SWl&z
SW 1&z = .true. !"T s 1 conducts, F s 1 blocks"
END
! "determine conduction status of SW1"
PROCEDURAL(SW 1&z,isw=rampwav,duty&z,iL)
! "charge inductor when duty GT reframp"






ENDIF ! "end if (duty&z .GT. rampwav)
END ! "of procedural"
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! "Given conduction status of SW1 , and whether continuous or not,
!" determine derivative of iL "
PROCEDURAL(piL«&z=SWl&z,vin,Vc,Vdidrop&z,iL,Vswdrop&z,Lbuck&z)
"





IF (iL .GT. 0.0) THEN
! "if IGBT not gated but iL greater than zero "
!"the diode conducts and the inductor discharges"
piL&z = (-Vdidrop&z-Vc)/Lbuck&z
ELSE
! "if IGBT not gated and iL less than or equal"
!"to zero, the diode is off and the inductor "
! "current and derivative are zero "
piL&z = 0.0
ENDIF ! "end if (iL .GT. 0.0)"
ENDIF !"endif(SWl&z)"
END !"of procedural"
! "integrate the inductor state variable"
iL = BOUND(0.0, 100.0, LIMINT(piL&z, iLic&z, 0.0, 100.0))
MACRO END
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3. Analog Controller Macro
********************************************************************************
analogcontrol.mac
This macro governs the analog control algorithm derived in Chapter III. In addition
overcurrent protection is provided to place the controller in pulse-by-pulse
operations if inductor current exceeds 67.5 amps.









! "assign internal macro constants"
CONSTANT Vthouseref&z = 305.0 !"top of housecurve"
CONSTANT houseslope&z = 3.0 ! "housecurve slope "
CONSTANT Vthouseic&z = 0.0
CONSTANT Vxic&z = 0.0
CONSTANT iLlimit&z = 67.5 !"max. ind. current before prot. action"
CONSTANT dutylow&z =0.0
CONSTANT minduty&z = 0.0
CONSTANT maxduty&z =10.0
CONSTANT scale&z = 10.0
END
pVthouse&z = (Vthouseref&z-Vthouse&z)/RCstart&z ! "reference voltage state
Vthouse&z = INTEG(pVthouse&z, Vthouseic&z) ! "reference voltage
"
vcref&z = Vthouse&z - iout/houseslope&z
pVx&z = Vout - vcref&z ! "voltage state difference "
Vx&z = INTEG(pVx&z, Vxic&z) ! "integral voltage state diff."
! "control algorithm for source buck converter controller"
dutyML&z = -hi&z*(iL-iout)-hv&z*pVx&z-hn&z*Vx&z+Vthouse&z/Vin
! "overcurrent protection for buck converter controller "
!" ifbuck converter 1 is operating, implement overcurrent protection "
IF (iL .GT. iLlimit&z) THEN
duty&z = dutylow&z ! "overcurrent"
ELSE
duty&z = BOUND(minduty&z, maxduty&z, scale&z*dutyML&z)





This runtime command file exercises the simulation by executing load changes. In this
way the transient response of a source buck converter can be analyzed. The file
contains a study that allows a source buck converter to start up. The final values of
this startup are used as ICs for the transient analysis. In this way, the transient
analysis can be run over and over without having to execute a startup every time.
Written by: Michael Badorf
Last modified: 02JUN97
sstrplt = .t. !"one variable per x-axis "
s calplt = .f.
s devplt =1 !"1 for screen output "
!"5 for postscript
sppoplt=.f. !"true rotates plot 90 deg "
sxinspl = 6 ! "x-axis plot units
s weditg = .f. ! "false suppresses data write "
! "each time SCHEDULE occurs "
s nrwitg = .t. ! "true enables accumulation of data
"
!"after a CONTIN
s dpnplt =.f. !"no date on plots
! "determines which variables to plot"
prepare t,iLl,ioutl,Vc,dutyl
!"startup of source buck converter"
proced sourcestartup
! "source buck startup parameters"
s Rout = 96.8 !"10% load"
! "simulation parameters"
s ialg = 5
s maxt = 1 .Oe-6
s cint = 1 .0e-3
s tstop = 3.0
start
s cint = 1 .Oe-6
s tstop = 4.0
contin
end
SAVE /FILE='sourcestartup' /BINARY /STATES /ICS /EVENTS
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!"single source buck converter transient operation"
proced trans
["initial conditions restoration source converter startup"
RESTORE /FILE='sourcestartup' /EVENTS
["reinitializes states to new ICs"
REINIT
["source buck parameters"
s Rout = 96.8 !"10%load"
["simulation parameters"
s ialg = 5
s maxt = 1 .Oe-7
s cint = 1 .Oe-6
s tstop = 0.04
start
!"10% -> 100% source buck converter load change"
sRout =9.68
s tstop = 0.08
contin
end
["100% -> 10% source buck converter load change"









B. LOAD BUCK CONVERTER GAIN SELECTION CODE
The computer code for this section is comprised of the main ACSL program and





This program simulates the operation of a 3 kW load buck converter unit operating at
20 kHz assuming ideal components and no line losses. The converter has been designed
to operate as follows:
300 Vdc input voltage
208 Vdc output voltage
continuous ind. current from 10% -> 100% load
The controller for this simulation makes use of the digital control algorithm derived
in Chapter III. The file, loadbuck.cmd, contains the runtime commands utilized to
exercise this model.






MAXTERVAL maxt = 1 .Oe-6 !"maximum integration step size"
MINTERVAL mint = 1 .Oe-8 ! "minimum integration step size"
!"for variable step algorithms "
! "data communication interval"
! "integration algorithm"
!"4-R.K. 2nd, 5--R.K. 4th"
CINTERVAL cint = 1.0e-6
ALGORITHM ialg = 5
NSTEPS nstp = 1
CONSTANT tstop= 1.0
LOGICAL reinitf
CONSTANT reinitf = .false.
!"stop point for integration"
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! Initialization of digital controller values: if reinitializing from previous
! run, then this section is skipped by setting reinitf = .true, in the
! command file.






END ! "of initial"
DYNAMIC
TERMT (t .GE. (tstop-0.5*cint))
DERIVATIVE
Vincap3 = 300.0 ! "define a hard input voltage of 300 Vdc"
! load buck converter unit 3
! "implement load buck converter unit 3 macro
buck(3,Vincap3,iout3,isw3,iL3,Vc3,count,"Lbuck3=1300.0e-6","Vdidrop3=2.0",&
"Vswdrop3=2.0")
CONSTANT Cbuck3 = 400.0e-6
CONSTANT Vcic3 =0.0
pVc3 = (iL3 - iout3)/Cbuck3
Vc3 - INTEG(pVc3, Vcic3)
CONSTANT Rout3 = 144.0
! "output capacitance of load buck
! "output voltage IC
! "output voltage state
! "output voltage
!"load buck converter startup load
!"10% load value
iout3 = Vc3/Rout3 !"load current"
! end load buck converter unit 3
! load buck converter unit 3 digital controller overcurrent protection
CONSTANT iLlimit3 = 50.0 ! "pulse-by-pulse inductor current limit
CONSTANT dutylow3 = 0.0 ! "lower admissible duty cycle limit
CONSTANT minduty3 = 0.0 ! "lower admissible duty cycle limit
CONSTANT maxduty3 = 475.0 ! "upper admissible duty cycle limit
CONSTANT scale3 =500.0 ! "duty between 0-500 counts
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! "if load buck converter operating, implement overcurrent protection"
IF (iL3 .GT. iLlimit3) THEN
duty3 = dutylow3! "overcurrent"
ELSE
duty3 = BOUND(minduty3, maxduty3, scale3*dutyML3)
ENDIF !"end if (iL3 .GT. iLlimit3)"
duty3p = duty3/scale3 ! "scales load buck duty cycle to -> 1 range"
! end load buck converter unit 3 digital controller overcurrent protection
END ! "of derivative"
! implement load buck converter digital controller
DISCRETE COUNTER
"interval statement causes controller to sample every tcount seconds "
"set tcount large if load buck is to be idle; when putting on line "
" reset tcount to 1 .Oe-7, the clock speed of the NSWC digital "
" controller -> perform reset in command file "
INTERVAL tcount = 1.0e-7
count = count + 1 ! "clock -> advances "
!
"every 1.0e-7 seconds"
CONSTANT Vthouseref3 = 208.0 ! "top of house curve "
! "reference voltage with startup "time constant" of 0.06 sec "
Vthouse3 = Vthouse_old + 700*tcount
! "memory for old reference voltage value - used on startup "
Vthouse_old = Vthouse3
!"when clock counts to 250 (= 25 usee) update duty cycle for "
! "application to upcoming switching interval "
IF (count .EQ. 250) THEN
! "limits reference voltage to top of house curve "
IF (Vthouse3 .GE. Vthouseref3) THEN
Vthouse3 = Vthouserefi
ENDIF Tend if (Vthouse3 .GE. Vthouseref3)
CONSTANT houseslope3 = 3.0 ! "slope of house curve
CONSTANT hi3 = 0.0 1 05 ! "current fdbk gain
CONSTANT hv3 = 0.000869 ! "voltage fdbk gain
CONSTANT hn3 = 1.733 ! "integral voltage fdbk gain "
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! "voltage state difference"
Vprop = Vc3 - Vthouse3
["integral voltage state difference"
Vint = 25.0e-6*(Vprop + Verr_old) + Vintold





ENDIF ! "end if (count .EQ. 250)"
! "apply duty cycle to upcoming switching interval"
IF (count .EQ. 500) THEN
CALL LOGD(.false.)
dutyML3 = dutysamp
count = 0.0 ! "reset clock for next 50 usee cycle"
CALL LOGD(.false.)
ENDIF !"end (count .EQ. 500)
END ! "end discrete
END ! "of dynamic"




This runtime command file exercises the simulation by executing load changes. In this
way the transient response of a load buck converter can be analyzed. The file
contains a study that allows a load buck converter to start up. The final values of
this startup are used as ICs for the transient analysis. In this way, the transient
analysis can be run over and over without having to execute a startup every time.
Written by: Michael Badorf
Last modified: 02JUN97
s strplt = .t.
s calplt = .f.
! "one variable per x-axis"
s devplt = 1 ! " 1 for screen output"
!
"5 for postscript "
s ppoplt = .f.
s xinspl = 6
s weditg = .f.
"true rotates plot 90 deg"
"x-axis plot units"
"false suppresses data write"
"each time SCHEDULE occurs"
s nrwitg = .t. ! "true enables accumulation of data"
! "after a CONTIN"
s dpnplt =.f ! "no date on plots"
! "determines which variables to plot"
prepare t,iL3,iout3,Vc3,duty3p
! "startup of load buck converter"
proced loadstartup
!"load buck startup parameters"
s Rout3 = 144.0 !"10% load"
! "simulation parameters"
s ialg = 5
s maxt = 1 .Oe-6
s cint = 1 .Oe-6
s tstop = 0.4
start
SAVE /FILE='loadstartup' count,Vthouse_old,Verr_old,Vint_old &
/BINARY /STATES /ICS /EVENTS
end
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! "single load buck converter transient operation"
proced trans
! "initial conditions restoration from load buck converter startup"
RESTORE /FILE='loadstartup* /EVENTS
! "reinitializes state to new ICs and skips digital controller"




s Rout3 = 144.0 !"10% load"
! "simulation parameters"
s ialg = 5
s maxt = 1 .Oe-7
s cint = 1 .Oe-6
s tstop = 0.03
start
!"10% -> 100% load buck converter load change"
s Rout3 = 14.4
s tstop = 0.05
contin
!"100% -> 10% load buck converter load change"
s Rout3 = 144.0
s tstop = 0.08
contin
plot /color=0 /XTAG='(sec)* &
duty3p &




C. MODE 7 DETAILED SIMULATION CODE
The computer code for this section is comprised of the main ACSL program, three
of the four supporting macro files and the command file used to generate transient load




This program simulates the operation of parallel source buck converter units (capable)
of supplying 1 8 kW) supplying a load buck converter and a hard-switched inverter
The buck converter models assumes equivalent series resistances for the
capacitors and inductors. The inverter operates at 6 kHz. The system has been
designed to operate as follows:
Source Buck Converter: 400 Vdc input voltage w/ 360 Hz ripple
300 Vdc nominal output voltage
continuous ind. current from 10% -> 100% load
20 kHz switching frequency
Load Buck Converter: 300 Vdc nominal input voltage
208 Vdc nominal output voltage
continuous ind. current from 10% -> 100% load
20 kHz switching frequency
Inverter: 300 Vdc nominal input voltage
210 Vac(peak) 3-phase output voltage
24 A(peak) maximum 3-phase current output
6 kHz switching frequency (larger value requires smaller time step)
The buck converter controllers for this simulation makes use of the analog control
algorithm derived in Chapter III. The inverter is controlled by stationary reference
frame current feedback as described in reference [8]. The file, mode7.cmd, contains
the runtime commands utilized to exercise this model.







PROGRAM operational mode 7
INITIAL
MAXTERVAL maxt = 1 .Oe-6
MINTERVAL mint = 1 .Oe-8
I"maximum integration step size "
CINTERVAL cint = 1.0e-6
ALGORITHM ialg = 5




!"4--R.K.2nd, 5 -- RK. 4th






!"120 degrees in radians
!"60 Hz converted to 377 rad/sec
! Switch and diode losses
t*****************************************************************************
CONSTANT Vdidrop = 2.0 ! "voltage drop across diodes
CONSTANT Vswdrop = 2.0 ! "voltage drop across IGBTs
|*****************************************************************************
! Buck Converter and PWM settings
)*****************************************************************************
CONSTANT swfreq 1 = 20000.0 ! "switching frequency for buck 1
"
Tbuckl = 1.0/swfreql ["switching period for buck 1 "
CONSTANT swfreq2 = 20000.0 ! "switching frequency for buck 2"






!"pk value of ramp mod wvfrm"
! "switching frequency for inverter "
! "switching period of inverter
! "half the inverter switching period "
! "reference triangle slope for inverter"
*****************************************************************************
Logical switches used to rum load buck converter on and off
true = unit on
false = unit off
*****************************************************************************
LOGICAL buck 1300
CONSTANT buck 1300 = .false.
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LOGICAL reinitf
CONSTANT reinitf = .false.
IF (reinitf) GO TO skipin
! Initialization of digital controller values: if reinitializing from previous






! Initialization of inverter values: if reinitializing from previous









END ! "of initial"
DYNAMIC
TERMT (t .GE. (tstop - 0.5*cint))
DERIVATIVE
! develops 6-pulse voltage input to source buck converters
theta = we*t
theta_s = mod(theta, twopi) ! "statement causes theta_s to vary from ->2*pi "
!"then reset back to for next cycle
CONSTANT Vrave = 208.0 ! "average value of 6 pulse waveform
Vrms = pi*Vr_ave/(3.0*SQRT(6.0)) !"rms value of ripple "
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! "generates 6-pulse waveform "
PROCEDURAL(Vr=theta_s,Vrms,we)
IF ((theta_s .GE. 0.0) .AND. (theta_s .LE. pi/3.0)) THEN
Vr = -SQRT(6.0)*Vrms*cos(we*t + 5.0*pi/6.0)
ELSE IF ((theta_s .GE. pi/3.0) .AND. (theta_s .LE. 2.0*pi/3.0)) THEN
Vr = SQRT(6.0)*Vrms*cos(we*t - pi/2.0)
ELSE IF ((theta_s .GE. 2.0*pi/3.0) .AND. (theta_s .LE. pi)) THEN
Vr = -SQRT(6.0)*Vrms*cos(we*t + pi/6.0)
ELSE IF ((theta_s .GE. pi) .AND. (theta_s .LE. 4.0*pi/3.0)) THEN
Vr = SQRT(6.0)*Vrms*cos(we*t + 5.0*pi/6.0)
ELSE IF ((theta_s.GE.4.0*pi/3.0).AND.(theta_s .LE. 5.0*pi/3.0)) THEN
Vr = -SQRT(6.0)*Vrms*cos(we*t - pi/2.0)
ELSE IF ((theta_s .GE. 5.0*pi/3.0) .AND. (theta_s .LE. 2.0*pi)) THEN
Vr = SQRT(6.0)*Vrms*cos(we*t + pi/6.0)
ENDIF ! "end multiple if-then-else"
END ! "of procedural"
Vin = 2*Vr ! "voltage at source buck converter input filters"
t*****************************************************************************
! end 6-pulse voltage input to source buck converters
i******************* *************************************** *******************
i*****************************************************************************
! source buck converter unit 1
i*****************************************************************************
! "input LC filter for source buck converter unit 1"
sourcefilter(l,Vin,Vincapl,iLfiltl,iswl,"Rlesr_inl=0.2","Lfiltl=425.0e-6",&
"Rcesr_in 1 =2046.6","Cin 1 =2000.0 1 e-6","Vcapic 1 =400.0")
tpwml = MOD(t,Tbuckl) !"time elapsed in switching period for buck
Vrampl = Vpk*tpwml/Tbuckl ! "establish ramp modulating waveform for buck
! "implement source buck converter unit 1 macro"
buck( 1 ,Vincap 1 ,iout 1 ,isw 1 ,iL 1 ,Vout,Vramp 1 ,"Lbuck 1 =760.0e-6",&
"Vdidropl=2.0","Vswdrop 1=2.0")




! end source buck converter unit 1
i*****************************************************************************
t*****************************************************************************
! source buck converter unit 2
i*****************************************************************************




tpwm2 = MOD(t,Tbuck2) !"time elapsed in switching period for buck "
Vramp2 = Vpk*tpwm2/Tbuck2 ["establish ramp modulating waveform for buck "
["implement source buck converter unit 2 macro"
buck(2,Vincap2,iout2,isw2,iL2,Vout,Vramp2,"Lbuck2=875.0e-6",&
"Vdidrop2=2.0","Vswdrop2=2.0")
["implement source buck converter unit 2 multiloop control macro"
analog_control(2,Vincap2,Vout,iout2,iL2,"RCstart2=0. 1 ","hi2=0.0 1 5 ",&
"hv2=0.0 1 7","hn2=26.09")
! end source buck converter unit 2
CONSTANT Cbuck = 810.0e-6
CONSTANT Rout = 96.8
CONSTANT Rcesr = 0.02
CONSTANT Vcic = 0.0
pVc = (iLl+iL2-iout)/Cbuck
Vc = INTEG(pVc, Vcic)
"output capcitance
"source buck converter startup load
"capacitor esr
"output voltage IC
! "output capacitor voltage state
["voltage across output capacitor "
Vout = Vc + (iL 1 +iL2-iout)*Rcesr ! "output voltage
iout - (Vc+(iLl+iL2)*Rcesr+(iLfilt3+iinv)*Rout)/(Rout+Rcesr) ["total iout
ioutl = iLl - (Cbuck/2)*pVc
iout2 = iL2 - (Cbuck/2)*pVc
["iout of buck 1
!"iout of buck 2
1*******************************+************************+********************
! load buck converter unit 3
["input LC filter for load buck converter unit 3"
loadfilter(3,Vout,Vincap3,iLfilt3,isw3,"Rlesr_in3=0.2","Lfilt3=425.0e-6",&
"Rcesr_in3=0.0r\"Cin3=460.0e-6","Vcapic3=0.0")
! "implement source buck converter unit 3 macro"
buck(3,Vincap3,iout3,isw3,iL3,Vout3,count,"Lbuck3=1300.0e-6","Vdidrop3=2.0",&
"Vswdrop3=2.0")
CONSTANT Cbuck3 = 400.0e-6
CONSTANT Vcic3 - 0.0
CONSTANT Rout3 = 144.0
CONSTANT Rcesr out3 = 0.01
pVc3 = (iL3 - iout3)/Cbuck3
Vc3 = INTEG(pVc3, Vcic3)
"output capcitance
"output voltage IC
"source buck converter startup load
"load buck converter output
"capacitor esr
["capacitor output voltage state
["capacitor output voltage
Vout3 = Vc3 + (iL3-iout3)*Rcesr_out3 ["output voltage
iout3 = (Vc3+iL3*Rcesr_out3)/(Rout3+Rcesr_out3) ["total iout
122
! end load buck converter unit 3
! load buck converter unit 3 digital controller overcurrent protection
,
+ + + + + + + ^ + ^ + + + + + + + + ^ + + + + + + + + + + + + + +++ + + + + + + + + + + + + + + + + + + + + + + + # + + + + + + + + + + + + + + + + >(I +
CONSTANT iLlimit3 = 50.0
CONSTANT dutylow3 = 0.0
CONSTANT minduty3 = 0.0
CONSTANT maxduty3 = 475.0
CONSTANT scale3 =500.0
IF (buck 1300) THEN
! "pulse-by-pulse inductor current limit
"
! "lower admissible duty cycle
! "lower admissible duty cycle limit "
! "upper admissible duty cycle limit "
!"duty between 0-500 counts"
ELSE
! "if load buck converter operating, implement overcurrent protection"
IF (iL3 .GT. iLlimit3) THEN
duty3 = dutylow3! "overcurrent"
ELSE
duty3 = BOUND(minduty3, maxduty3, scale3*dutyML3)
ENDIF !"end if (iL3 .GT. iLlimit3)"




ENDIF Tend if (buck 1300)"
duty3p = duty3/scale3 ! "scales load buck duty cycle to -> 1 range"
! end load buck converter unit 3 digital controller overcurrent protection
! inverter model
CONSTANT Lf = 10.0e-3
CONSTANT R4 =5.0
CONSTANT K = 0.0005
CONSTANT Kl =1260.0
CONSTANT K2 = 3750.0
CONSTANT A = 24.0
"inverter phase load inductance






!"sine - triangle modulation"
tt = mod(t,Tinv)
IF(tt .LT. Tinv_over2) THEN
Vtri = Vpk - tt*slope
ELSE
Vtri = -Vpk + slope *(tt - Tinv_over2)
ENDIF !"endif(tt.LT.Tinv_over2)"
["calculate synchronous reference frame angle"
thetae = integ(we,0.0)
! "calculate desired currents"
Idesa = A*cos(thetae)
Idesb = A*cos(thetae - pi2o3)
Idesc = A*cos(thetae + pi2o3)
! "desired phase A current "
! "desired phase B current "
! "desired phase C current "
! "transform desired currents to stationary qdO quantities"
Iqsdes = (2.0/3 .0)*(ldesa - 0.5*Idesb - 0.5*Idesc)
Idsdes = (sqrt(3.0)/3.0)*( -Idesb + Idesc)
! "transform desired currents to synchronous qdO quantities"
Iqsedes = (2.0/3.O)*(ldesa*cos(thetae) + Idesb* cos(thetae - pi2o3) &
+ Idesc*cos(thetae + pi2o3))
Idsedes = (2.0/3.0)*(Idesa*sin(thetae) + Idesb*sin(thetae - pi2o3) &
+ Idesc* sin(thetae + pi2o3))
["transform actual currents to synchronous qdO quantities"
Iqse = (2.0/3.0)*(ILa*cos(thetae) + ILb*cos(thetae - pi2o3) &
+ILc*cos(thetae + pi2o3))
Idse = (2.0/3.0)*(ILa*sin(thetae) + ILb*sin(thetae - pi2o3) &
+ILc*sin(thetae + pi2o3))
! "determine error currents in stationary reference frame"
Iqserr = Iqsdes - iqss
Idserr = Idsdes - idss
! "generate commanded currents (PI Controller)"
Iqscom = (K*Kl*Iqserr + K*K2*integ(Iqserr,0.0))
Idscom = (K*Kl*Idserr + K*K2*integ(Idserr,0.0))
["transform commanded quantaties to ABC frame"
Iacont = Iqscom
Ibcont = -0.5*Iqscom - (sqrt(3.0)/2.0)*Idscom
Iccont = -0.5*Iqscom + (sqrt(3.0)/2.0)*Idscom
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SCHEDULE hia .XN. (Vtri - Vacont)
SCHEDULE loa .XP. (Vtri - Vacont)
SCHEDULE hib .XN. (Vtri - Vbcont)
SCHEDULE lob .XP. (Vtri - Vbcont)
SCHEDULE hie .XN. (Vtri - Vccont)
SCHEDULE loc .XP. (Vtri - Vccont)
! "calculate line voltages"
Vas = (2.0/3.0)*Vag - (1.0/3.0)*(Vbg + Vcg)
Vbs = (2.0/3.0)*Vbg - (1.0/3.0)*(Vag + Vcg)
Vcs = (2.0/3.0)*Vcg - (1.0/3.0)*(Vag + Vbg)
! "transform to stationary reference frame"
Vqss = (2.0/3.0)*(Vas - 0.5*Vbs - 0.5*Vcs)
Vdss = (sqrt(3.0)/3.0)*( -Vbs + Vcs)
!"find current derivatives in stationary frame"
piqss = (Vqss - R4*iqss)/Lf
pidss = (Vdss - R4*idss)/Lf
"switch A to HI state
"switch A to LO state
"switch B to HI state
"switch B to LO state
"switch C to HI state
"switch C to LO state
! "calculate stationary currents"
CONSTANT iqssic = 0.0
CONSTANT idssic = 0.0
iqss = integ(piqss,iqssic)
idss = integ(pidss,idssic)
! "initial q axis current
["initial d axis current
! "transform back to ABC quantaties"
iLa = iqss
iLb = -0.5*iqss - (sqrt(3.0)/2.0)*idss
iLc = -0.5*iqss + (sqrt(3.0)/2.0)*idss
iinv = i 1 + i2 + i3
END ! "of derivative"
! implement load buck converter digital controller
DISCRETE COUNTER
"interval statement causes controller to sample every tcount seconds "
" set tcount large if load buck is to be idle; when putting on line"
" reset tcount to 1 .Oe-7, the clock speed of the NSWC digital
" controller -> perform reset in command file
INTERVAL tcount = 10.0
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"execute if block when load buck converter is to be put on line "
" the buck 1300 condition tells the program that the load buck
" is to be operating; the tcount condition ensures that tcount
"
" has been reset since reset only takes effect on following "
" program cycle -> see ACSL Reference Manual for details "
IF ((buckBOO) .AND. (tcount .EQ. 1.0e-7)) THEN
count = count + 1 ! "clock -> advances "
! "every 1.0e-7 seconds"
CONSTANT VthousereO = 208.0 ! "top of house curve "
!
"reference voltage with startup "time constant" of 0.06 sec "
Vthouse3 = Vthouseold + 700*tcount
! "memory for old reference voltage value - used on startup "
Vthouse_old = Vthouse3
!"when clock counts to 250 (= 25 usee) update duty cycle for
"
! "application to upcoming switching interval "
IF (count .EQ. 250) THEN
! "limits reference voltage to top of house curve
IF (Vthouse3 .GE. Vthouserefi) THEN
Vthouse3 = Vthouseref3
ENDIF !"end if (Vthouse3 .GE. Vthouseref3)
CONSTANT houseslope3 = 3.0 ! "slope of house curve
CONSTANT hi3 = 0.0 1 05 ! "current fdbk gain
CONSTANT hv3 - 0.000869 ! "voltage fdbk gain
CONSTANT hn3 - 1 .733 !"integral voltage fdbk gain"
! "voltage state difference"
Vprop = Vout3 - Vthouse3
! "integral voltage state difference"
Vint = 25.0e-6*(Vprop + Verr_old) + Vint_old





ENDIF ! "end if (count .EQ. 250)"
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! "apply duty cycle to upcoming switching interval





ENDIF !"end (count .EQ. 500)




Vag = Vout - Vswdrop
il = iLa




END ! "of discrete"
DISCRETE hib
Vbg = Vout - Vswdrop
i2 =iLb




END ! "of discrete"
DISCRETE hie
Vcg = Vout - Vswdrop
i3 = iLc




END ! "of discrete"
END ! "of dynamic"
END ! "of program"
!"end if (buck 1300)...
!"end discrete
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2. Buck Converter Macro
*************************************************************************************
buck.mac
This macro governs the conduction status of a buck converter switch and uses this
condition to develop inductor current utilizing the inductor equation of state.
Switch and diode losses are modeled as voltage drops. Capacitors and inductors are
modeled with equivalent series resistance in place. The output inductor current is
used in the main program to determine output capacitor voltage. Although this step
could be done in the macro, the current arrangement allows modeling more complex PEBB
network configurations.








CONSTANT iLic&z = 0.0
CONSTANT Rlesr&z = 0.2








—define and initialize the switch conduction status"
LOGICAL SWl&z
SW 1&z = .true. ! "T s 1 conducts, F s 1 blocks"
END !"of initial"
"
—determine conduction status of SW1"
PROCEDURAL(SWl&z,isw=rampwav,duty&z,iL)
"
—charge inductor when duty GT reframp"








END ! "of procedural"
128
"—Given conduction status of SW 1 , and whether




—if SW1 gated, assume can conduct pos. current"
IF (SWl&z) THEN




IF (iL .GT. 0.0) THEN
!"if IGBT not gated but iL greater than zero "
!"the diode conducts and the inductor discharges"




! "if IGBT not gated and iL less than or equal"
!"to zero, the diode is off and the inductor "
! "current and derivative are zero "
piL&z = 0.0
ENDIF !"end if (iL .GT. 0.0)"
ENDIF !"endif(SWl&z)"
END ! "of procedural"
! "integrate the inductor state variable"
iL = BOUND(0.0, 100.0, LIMINT(piL&z, iLic&z, 0.0, 100.0))
MACRO END
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3. Source Buck Converter Input Filter Macro
*************************************************************************************
sourcefilter.mac
This macro governs the operation of the source buck converter input LC filters. The
model takes into account equivalent series resistance of the capacitor and inductor in
the filter. Due to algebraic loop considerations within the controller and buck
macros, an equivalent parallel capacitance and resistance was found for the series
capacitance/esr combination. This result gives the seemingly large value of capacitor
esr shown in the call to this macro in mode7.csl.














—assign the inductor current IC"
CONSTANT iLfiltic&z = 0.0
END ! "of initial"
!"buck converter input filter state equations "
piLfilt&z = (vm-RlesrJn&z* iLfilt-Vcap)/Lfilt&z
["current through input inductor "
iLfilt = INTEG(piLfilt&z, iLfiltic&z)
pVcap&z = (iLfilt - isw - Vcap/Rcesr_in&z)/Cin&z
! "input voltage at buck converter IGBT "
Vcap = INTEG(pVcap&z, Vcapic&z)
MACRO END
130
4. Load Buck Converter Input Filter Macro
***************************************************************
loadfilter.mac
This macro governs the operation of the load buck converter input LC filter. The
model takes into account equivalent series resistance of the capacitor and inductor in
the filter. In contrast to the source filter, no algebraic loops were formed and the
series capacitance/esr could be modeled directly.












—assign the initial inductor current and cap volt"
CONSTANT iLfiltic&z = 0.0
END ! "of initial"
! "buck converter input filter state equations "
piLfilt&z = (vin-Rlesr_in&z*iLfilt-Vcap)/Lfilt&z
! "current through input inductor
iLfilt = INTEG(piLfilt&z, iLfiltic&z)
pV&z = (iLfilt - isw)/Cin&z
V&z = INTEG(pV&z, Vcapic&z)
! "input voltage at buck converter IGBT "






This runtime command file exercises the simulation by executing load changes. In this
way the transient response of the PEBB network can be analyzed. The file contains
studies that allow system start up. The final values of the startups are used as ICs
for the transient analysis. In this way, the transient analysis can be run over and
over without having to execute a startup every time.
Written by: Michael Badorf
Last modified: 02JUN97
*************************************************************************************
s strplt = .t. ! "one variable per x-axis"
s calplt = .f.
s devplt = 5 ! "6 for X-windows"
!
"5 for postscript"
s ppoplt = .f. ! "true rotates plot 90 deg"
s xinspl = 6 ! "x-axis plot units"
s weditg = .f. ! "false suppresses data write"
! "each time SCHEDULE occurs"
s nrwitg = .t. ! "true enables accumulation of data"
! "after a CONTIN"
s dpnplt = .f ! "no date"
["determines which variables to plot"
prepare t,iout,ioutl ,iout2,iout3,Vout,Vout3,iLa,Vas
! "startup of source buck converters"
proced startup
["source buck startup parameters"
s Rout = 40.0
!"load buck parameters"
s Rout3 = 144.0
s buck 1300 = .false. Hoadbuck off'
stcount= 10.0
! "inverter parameters
s R4 = 5.0
sA = 0.0 ["inverter off
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! "simulation parameters"
s ialg = 5
s maxt = 1 .Oe-6
s cint = 1 .Oe-3
s tstop = 0.5
start
s cint = 1 .Oe-6
s tstop = 0.75
contin
SAVE /FILE= ,startup' count,Vthouse_old,Verr_old,Vint_old,&
Vout,iout,Vincap3,Vout3,iout3,Vag,Vbg,Vcg,il,i2,i3,&
/BINARY /STATES /ICS /EVENTS
end
! "startup of load buck converter"
proced loadbuck
RESTORE /FILE= ,startup' /EVENTS
sreinitf= .true.
REINIT
["source buck startup parameters"
s Rout = 40.0
! "load buck parameters"
s Rout3 = 144.0
s buckl300 = .true. !"Ioadbuck on"
s tcount = 1 .Oe-7
["inverter parameters
s R4 = 5.0
sA = 0.0 ["inverter off'
! "simulation parameters"
s ialg = 5
s maxt = 1 .Oe-6
s cint = 1 .Oe-6




/BINARY /STATES /ICS /EVENTS
end
133





! "source buck startup parameters"
s Rout = 40.0
!"load buck parameters"
s Rout3 = 144.0
s buck 1300 = .true. !"loadbuck on"
s tcount - 1 .Oe-7
["inverter parameters
s R4 = 5.0
sA=10.0 ! "inverter on"
! "simulation parameters"
s ialg = 5
s maxt = 1 .Oe-6
scint= 1.0e-6




/BINARY /STATES /ICS /EVENTS
end
! "parallel source buck converters supplying load buck and inverter"
proced trans
! "initial conditions restoration from 760 uH source "




! "source buck parameters"
s Rout = 96.8
!"load buck parameters"
s Rout3 = 144.0
s buck 1300 = .true,
s tcount = 1 .Oe-7
! "inverter parameters"





s nrwitg = .true.
s ialg = 5
s maxt = 1 .Oe-6
s cint = 1 .Oe-6
s tstop - 0.04
start
!"10% -> 100% load buck converter load change"
!
"3 kW 100% power reference
s Rout3 = 14.4
s tstop = 0.08
contin
!"100% -> 10% load buck converter load change"
s Rout3 = 144.0
s tstop =0.12
contin
!"40% -> 100% inverter load change"
s A = 24.0
s tstop = 0.17
contin
!"100% -> 40% inverter load change"
sA= 10.0
s tstop = 0.2
contin
splt=l
plot /color=0 /XTAG='(sec)' &
iout3 /TAG='(amps)' /lo=0.0 /hi =16.0 &
Vout3 /TAG='(volts)'/lo=l 96.0 /hi=2 18.0 &
iout /TAG='(amps)' /lo=-5.0/hi=30.0 &
Vout /TAG='(volts)' /lo=300.0 /hi=308.0
splt=2
plot /color=0 /XTAG- (sec)' &
iout2 /TAG='(amps)' /lo=-5.0/hil6.0 &
ioutl /TAG='(amps)' /lo=-5.0/hi=16.0 &
iLa /TAG='(amps)* /lo=-24.0 /hi=24.0 &
Vas /TAG='(volts)' /lo=-2 1 0.0 /hi=2 1 0.0
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APPENDIX D. EASYTRAX PCB DATA
A. ANALOG CONTROLLER PCB DATA
This section is divided into a component parts listing, an EASYTRAX PCB netlist, and a PCB
component overlay.
1. Component List







































C514 R902 C702 J25
RAD0.2 AXIAL0.4 RAD0.2 DB25RA/F
C708 R907 C907G







RAD0.2 AXIAL0.4 D317 DIP12
DIODE0.4 LM324cm R704










RAD0.2 AXIAL0.4 R807 DIP14
AXIAL0.4 7432
C608 R318























NET1 U4-10 D902B-A NET 19
R411G-2 R902-1 R803-2
R411-1 NET7(+15V) R803G-2
U4-11 U6-8 NET 12 U8-3
R603H-1 C902-1 C803-2
NET2 C904-1 C901-1
C603-2 R807H-2 U9-1 NET20
U6-3 R803-1 D901A-K CI 07-2
R603-2 R313-1 D901B-K D107-A
Ql-3 C904D-2 R113C-2
C808-1 NET 13 (+5V) Ul-7
NET3 C708-2 C907-1
U6-1 C306-2 C514-1 NET21
U6-2 C104-1 U5-14 C107-1
R606-2 C204-1 U9-7 D106-A
C608-1 J25-4 R106-1
NET4(-15V) C414-1 R907-2 Ul-6
U6-4 U3-6 R504-2
C905-2 U7-8 C501-2 NET22
C904D-1 U8-8 C907G-1 D107-K
C305-2 U2-4 D106-K
C804-2 U4-14 NET14
C704-2 U9-4 R112-1 NET23
Clll-2 Ul-4 R106-2 R114-1
C211-2 R301-1 R101-2 R113A-1
C408-1 C807-1 Ul-1 R113C-1
C604-2 NET8 R113B-1
U3-5 R603-1 NET15 Ul-13
U7-4 R603V-2 R112-2 „
U8-4 R112G-1 NET24
U2-11 NET9 Ul-12 R114-2
U4-8 R603H-2 Ul-14
U9-5 R603V-1 NET 16 R311-1
Ul-11 R807Q-1
R704-1 NET10 (io/10) U8-7 NET25
R316A-2 R411-2 R807-2 R108-1
R318-2 R109-1 R113B-2
C316-2 R102A-1 NET17 Ul-8
U2-13 R807Q-2
NET5 U2-14 Ql-2 NET26
U6-6 R316B-2 R108-2
R607-2 NET 18 R 109-2
R606-1 NET11 R807H-1 Ul-9
NET6 (Vref) C902-2 U3-14
U6-7 C901-2 R807-1 NET27























































































































Figure D-l, Analog Controller PCB Component Overlay
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B. PHASE-LOCKED LOOP PCB DATA

















































NET1 TSLAVE-2 T+15-2 NET7
C202-1 U2-LM311-8 R207-2
R202-2 NET4 U1-LM311-8 U2-LM311-7




R102-2 R107-1 NET6 R103-2
U1-LM311-2 R207-1 R107-2 R108-1
C108-2 U1-LM311-7
NET3 C314-2 U3-4011-13 NET9
R202-1 C208-2 C203-1
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U2-LM311-3 U1-LM311-4 NET13 NET15
R203-2 NET11 R311X-1 R311-2






CI 04-2 JUMPER-1 R311-1
T-15-1 U3-4011-12 C311-1
U2-LM311-4







Figure D-2, Phase-Locked Loop PCB Component Overlay
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C. IGBT DRIVER CIRCUIT PCB DATA
This section is divided into a component parts listing, an EASYTRAX PCB netlist, and a PCB
component overlay.
1. Component List
C104,C108 D123 R107 Ul
2200uF-50V 1N4148 or 1N914 lk-l/4W TLP250 (Toshiba)
RB.3/.6 DIODE0.4 AXIAL0.4 DIP8
C148 DGATE2,DGATE1 R201 U2




C203 JUMP AXIAL0.4 VR1
O.luF -jumper with opto LM78L05ACZ




1N4005 6.2 - 1/4W
DIODE0.4 AXIAL0.4
Net List
NET1 R201-2 VR1-1 NET9
JUMP-1 Ul-2
Ul-3 NET4 NET6 R201-1





R213-1 D104B-A NET7 R106-1




NET3 C108-1 Ul-7 DGATE2-K




3. PCB Component Overlay
Figure D-3, IGBT Driver PCB Component Overlay
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D. SENSOR BOARD PCB DATA
This section is divided into a component parts listing, an EASYTRAX PCB
netlist, and a PCB component overlay.
1. Component List
R401 J4 DVR22A R703
AXIAL0.4 DIP6 DIODE0.4 AXIAL0.4
R201 J3 DVR11A R503
AXIAL0.4 DIP6 DIODE0.4 AXIAL0.4






































R401-1 U5-2 J3-2 NET21
J4-4 VR2-3 Ul-2 DVR22B-K
Ul-44 DVR11B-A
NET2 U3-44 NET14
R401-2 U2-44 J3-5 NET22
U4-1 U4-44 U3-2 DVR22A-K
C144-1 DVR11A-A
NET3 C344-1 NET15
R201-1 C244-1 U8-3 NET23
J4-2 C444-1 J6-6 Ul-38
R803-1 Jl-3
NET4 NET10(+15V)
R201-2 C601-1 NET16 NET24




U3-1 U7-1 NET17 U3-38
U6-1 U6-3 Jl-4
NET6 U5-1 J6-1




R101-1 U4-42 J5-3 NET27
J3-1 C242-1 R503-1 U2-38
C442-1 J2-3
NET8 C142-1 NET19






C802-1 NET12 VR2-2 J2-4
C702-1 J4-5 DVR22B-A NET30
U8-2 U4-2 DVR22A-A U4-4
U7-2 CVR22-2 U4-3
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